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ABSTRACT
The goal of the "Fresh Breeze Project" is to develop a multi-core chip architecture that supports
a better programming model for parallel computing. This architecture combines simultaneous
multithreading, a global shared address space, no memory update, and a cycle-free heap to
provide a platform for robust, general-purpose, parallel computation. These design choices help
simplify classically hard problems such as memory coherency, control flow, and
synchronization. An HDL implementation of the core execution unit of a single processing core
(many cores are on a single chip) forms the basis of further simulation and synthesis. The design
must first be broken down into functional logic blocks and translated into hardware modules.
The language Bluespec Verilog allows this description to be constructed in terms of higher-level
"guarded atomic actions" triggered by a rule based system.
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Introduction
As silicon technology advances in leaps and bounds, computer architectures have become
almost exclusively multiprocessor, as this allows performance to be increased by simply
increasing the processor count. At the same time, software programming practice is only now
beginning to make the slow transition from sequential to parallel paradigms. Historically, the
complexity of parallel programming has relegated it to the niche of industrial scale applications
running on specialized Distributed Control Systems. We contend that the problems of parallel
programming are largely due to an architectural lack of adherence to core principles of modular
software construction. In this context, the Fresh Breeze Project aims to develop a multi-core
architecture that supports a more robust programming model for computing [1]. My thesis
project is a study of the execution core of this novel architecture with the goal of developing an
RTL model in Bluespec Verilog. Using the Bluespec Verilog language allows the project to use
industry standard tools to perform simulations and to synthesize hardware.
1 Background
There are six principles of modular software construction in particular that are often
violated by computer architectures. They are as follows:
"1. Information Hiding Principle: The user of a module must not need to know
anything about the internal mechanism of the module to make effective use of it.
2. Invariant Behavior Principle: The functional behavior of a module must be independent
of the site or context from which it is invoked.
3. Data Generality Principle: The interface to a module must be capable of passing any data
object an application may require.
4. Recursive Construction Principle: A program constructed from modules must be usable
as a component in building larger programs or modules.
5. Secure Arguments Principle: The interface to a module must not allow side-effects on
arguments supplied to the interface.
6. System Resource Management Principle: Resource management for program modules
must be performed by the computer system and not by individual program modules." [2]
In order to address the aforementioned six principles while providing superior
performance over current architectures, the Fresh Breeze project will employ the following
concepts: simultaneous multithreading, a global shared address space, no memory updates, and a
cycle-free heap. [3]
To achieve maximum efficiency, all components must be performing useful and
meaningful tasks at all times, which is not possible with simple single-threaded in-order
operation. Individual threads will at some point need to wait upon memory access latencies, and
it is clear that this "dead time" could be spent doing something else-in particular, working on
another thread. Thus with multithreading, it is possible to amortize the cost of long latencies
across many threads, and in the ideal case, eliminate it completely.
Another source of inefficiency lies in the fact that many modem computers use
specialized hardware to execute different types of instructions despite the fact that only a single
instruction is being executed at any given moment. This means that all hardware not involved in
the computation are wasting their time in idle instead of contributing to the completion of
instructions. We can reduce this inefficiency by extending our idea of concurrency across the
many different function units. In this case we note that the function units are operationally
independent, so they can simultaneously execute independent instructions, which can easily be
found by choosing instructions from independent threads. Thus we can see that a
"simultaneous" and "multithreaded" architecture is a promising start in the search for
increasingly efficient computer architectures. These are just two properties that the Fresh Breeze
architecture leverages in order to exploit parallelism at multiple levels [3].
Looking back at the six principles, the Information Hiding Principle and the Invariant
Behavior Principle have been largely accepted for a number of years, as exemplified by the
proverbial "black box" which pervades all pedagogical materials in both software and hardware
curriculums. These two principles are simply asking that we build constructs which can be
described completely in terms of their inputs and outputs. In conforming to the System Resource
Management principle, which dictates that the hardware manage system resources such as data
storage, we can reason that a global address space should be used. Notions of"files" and
"directories" are a direct violation of the principle, as they introduce abstract constructs that only
the Operating System knows about and the hardware has no control over. Additionally, this also
violates the Data Generality Principle since instructions cannot be executed on "file" operands.
The use of 64-bit pointers should allow for ample room to uniquely address all data, whether in
temporary storage like memory or non-volatile storage such as disk drives.
Adherence to the Secure Arguments Principle, which disallows any "side effects" on
arguments passed to a module, results in more interesting conclusions. The motivation of the
principle is to avoid the non-determinacy present when a program module modifies data shared
with another module running concurrently. The means adopted in the Fresh Breeze project to
ensure satisfaction of the Secure Arguments Principle is to rule out any updating of data objects
in memory. Fixed chunks of data will be allocated, released, and garbage collected by hardware
means. Additionally, problems of cache coherence are eliminated.
2 General Overview
2.1 The Fresh Breeze Chip
A single Fresh Breeze chip consists of multiple processors and memory blocks integrated
with a Thread Scheduler, two CAMs (Content Addressable Memory), and a memory
interface/controller (see fig. 1). The primary means of on-chip communication is through two
crossbar switches that allow for concurrent point-to-point communication among the processors,
data memory, and instruction memory. At this point, we imagine that one chip would have about
8 processors and about 16MB of memory, split into multiple banks designated for instructions
(Instruction Access Units) or data (Data Access Units). Each processor core supports four
Activities, or active threads, and each Activity has exclusive use of 32 registers in the Register
File.
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The basic unit of storage is 1024 bits, which is referred to as a "chunk." There are two
types of chunks: data chunks, which contain program data, and code chunks, which contain
program code. Chunks are addressed by a 64-bit UID (Unique ID) that maps to its location in
physical memory. On the chip, chunks reside in either the IAUs (Instruction Access Units) or
DAUs (Data Access Units) based on their type. Processing cores can access data in the Access
Units at the word level by using 14-bit "Locations," which are assigned to "chunks" by the
ICAM (Instruction CAM) and DCAM (Data CAM) when the chunks are copied into on-chip
memory from the Shared Memory System.
4.3 Instruction Set
The Fresh Breeze Architecture is a load/store type, and this is reflected in its relatively
simple instruction set which operates almost exclusively on the Register File. Instructions are 32
bits wide, with up to two operands and one destination specified by 5-bit Register File addresses
or an immediate value. An Immediate value is a bit literal in an instruction, and can be in
different places and have different numbers of bits depending on the instruction. The actual data
operands can be 64- or 32-bit, and can be used for integer or floating point instructions. The
opcode is 10 bits, and encodes both the operation to be executed as well as a number of
properties of the instruction, such as if a test condition should be checked or if the result will be
written back to the Result Buffer. In addition to the normal computational instructions like
addition, shifting, and bitwise-OR, other instructions supported include conversion operations,
predicated move operations, thread and flow control instructions, and memory instructions.
3 Single Core Components
Figure 2 Functional block diagram of a single Fresh Breeze processor core.
This section will explore some of the main components of a single Fresh Breeze core-
the Function Units, Register File, Match System, and Thread Scheduler (see fig. 2). The rest of
the core components will be described in the next section as the flow of an instruction through
the core is traced from start to finish.
3.1 Function Units
Each processor has five Function Units--one FP (floating point) multiply unit, one FP
add unit, two integer units, and a load/store unit. The Function Units have registered inputs, and
their results are buffered independently. Inputs can come from the register file, instructions in
the form of immediate values, or they can be bypassed from one of the result buffers, which store
data waiting to be written back to the register file (only the last1 two entries in each Result Buffer
are considered for bypass). Additionally, Function Units of the same type--either integer or
floating point--can bypass values to each other. Assumed latencies are one cycle for the integer
units, two for the floating point adder, and three for the floating point multiplier; loads and stores
do not have fixed latencies.
3.2 Register File
The Register File is interleaved into eight discrete banks of sixteen 32-bit registers.
These banks are grouped into four sections, each consisting of a "left" and "right" bank. Each
register can hold either a 32-bit data value, half of a 64-bit data value, or half of a 64-bit UID.
Associated with every pair of "left" and "right" registers is an independently accessible 14-bit
field used for storing Locations. Physically separate from the Register File is the Register
Properties Table, which contains the following bits of information for each left-right pair of
registers: a left and right "data valid" bit, a left and right "UID valid" bit, and a "location known"
1 The "last" entry in a buffer is referring to the most recently added entry, which is also the last entry to be serviced.
Similarly, the "first" entry in a buffer would be the least recently added entry, and the first entry to be serviced.
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bit. This last bit indicates that the Location of the UID stored in the register pair is known and
stored in the aforementioned 14-bit field. The separation of the Register File, Register Properties
Table, and Location registers allows the processor to validate UID references and access the
corresponding Locations without interfering with normal access to the Register File.
To access the Register File, each of the eight banks has three independent read ports and
one write port. For each bank, one of the read ports is exclusive to the Load/Store Unit, while
the other two read ports are available for accessing operands. Of the two remaining read ports,
one is dedicated for the loading of A-operands and the other for B-operands. For the most part,
this is accomplished by direct wiring of instruction source fields to address lines of their
respective ports. The only exception is in the case of a two operand instruction in which the A-
operand is specified by an immediate value, since the B-operand must then be specified by the
source 0 field. Similarly, "left" and "right" banks normally load data into the corresponding
halves of operand registers in the case of 64-bit values, but for 32-bit values, the left bank must
provide the right side of an operand for odd addresses 2. The write port is shared between the
Load/Store Unit and the Result Buffers, with the former always having priority. In the Result
Buffer, older entries have priority over newer entries if there is a conflict in bank access.
Between the eight banks, the entire Register File can support up to 16 reads and 8 writes
simultaneously each cycle.
3.3 Match System
The Match System consists of the Thread Scheduler and CAMs, and communicates to the
Match Interface Units on the processors through the Match Response and Match Command
Networks shown in figure 2 above. The Match Interface Unit of a particular processor can
2 For 32-bit instructions, all operands are stored in the "right" side of the operand registers.
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receive match requests from either the Fetch Unit or the Load/Store Unit when that unit needs to
access a chunk it does not know the Location of. Every clock cycle, each Match Interface Unit
scans all pending and incoming match requests and selects one of them to service, with higher
priority generally assigned to requests from the Load/Store Unit. Once this is done, the chosen
unit must then negotiate with any other Load/Store or Fetch Units also competing for control of
the Match Bus. When it finally has control of the bus, it can then issue a match request
containing the 64-bit UID of its target chunk to the appropriate CAM. If the CAM has the
Location of the 64-bit UID, it will respond with it on the Match Response Bus. Otherwise, the
CAM must retrieve the chunk from the Shared Memory System and assign it a Location, which
is then sent on the Match Response Bus to the unit that made the request. The unit then stores
the location locally-the Load/Store Unit in the Register File and the Fetch Unit in a Code
Segment Map-to avoid having to re-issue future match requests for the same 64-bit UID.
The Match System is also connected to the Invalidate Bus and the Chunk Mark Bus,
which are used to communicate information to the processor cores regarding the usage of 64-bit
UIDs. In particular, the Data Mark Bus is used to determine when a chunk has fallen out of use
so its location may be allocated to another chunk and its 64-bit UID. The Invalidate Bus is used
by the Match System to query whether processors are still using a particular chunk.
3.4 Thread Scheduler
The Thread Scheduler is responsible for mediating the starting, stopping, and swapping
of threads in the processor cores of the chip. Its principal method for doing this is by
maintaining a list of pointers to ASRs, or Activity Status Records, for all threads, either dormant
or ready for assignment to a processor Activity slot. An ASR contains all data necessary for the
operation of a thread-the UID of the code segment, the UID of the FAR segment, the UID of
the chunk with the contents of the Register File, and an additional field filled with the program
address, condition codes, and execute flags.
4 Instruction Flow
The operation of the processor can be broken down into a number of phases. In logical
order, they are: Fetch, Analyze and Dispatch, Select, Issue, Register File, Execute, Buffer, and
Writeback. These are described below in detail to provide a functional description which forms
the basis of our HDL code.
4.1 Quartet Fetch
Instructions are 32-bits, and reside in on-chip memory in the form of code chunks stored
in the IAUs (note that these chunks could have been moved on-chip from main memory). They
are fetched four at a time, if possible, from the Access Units via the Fetch Command and Fetch
Response Networks. Of the four active threads allowed in a core, the Fetch Unit selects one and
attempts an instruction fetch from the Location and offset in the "program address" for that
Activity. If for any reason four instructions cannot be fetched (e.g. if the current activity only
has 3 more instructions), "NOP"s are added until a group of four is formed. If the end of a chunk
is reached upon fetch, the Location of the next code chunk must be retrieved from the Code
Segment Map in the Fetch Unit. Once four instructions and found, they are bundled together
with valid bits and their activity number into a single unit called a Quartet. New Quartets
arriving from the Access Units are placed immediately into the Quartet Buffer. If any of the
Resource Buffers become full, fetching of Quartets is suspended, and any Quartets still in transit
are either enqueued if buffer space is available or discarded if not (an appropriately sized buffer
should ensure that Quartets will never need to be discarded).
4.2 Instruction Analyze & Dispatch
Each instruction in a Quartet will ultimately be processed by a single Function Unit. In
order for a Quartet to leave the Quartet Buffer, there must be an empty rank in all of the
Resource Buffers corresponding to the Function Units that will execute the instructions in the
Quartet. When this condition is met, the instructions are Dispatched to the appropriate Resource
Buffers, and their information is passed to the Dependence Unit for Decoding. Each of the five
Resource Buffers is organized as a matrix of registers with four "ranks" and four "files," and
their role is to store the instructions waiting to be executed by their associated Function Unit.
Upon Dispatch into a Resource Buffer, each instruction is tagged with a "valid" bit, and the new
rank is given a 2-bit Instruction ID (IID) prefix, a phase bit, and a 2-bit number which specifies
the Activity which the instructions in the rank are a part of. The 4-bit IID of a particular
instruction can be constructed by using the IID prefix as the upper two bits and the rank offset as
the lower two bits. The phase bit, which is changed every time 16 IIDs are assigned, is used to
help distinguish between older and newer instructions.
Meanwhile, the Dependence Unit extracts dependence information from the sources and
targets of each instruction, which it records in the Instruction Dependence Matrix. This
information is then passed along with the rest of the processor state to the Coordinator, which
Analyzes the data in order to schedule Register File port access and control instruction flow.
4.3 Instruction Select, Instruction Issue, and Register File
Every clock cycle an instruction in a Resource Buffer can, in decreasing priority, be
Selected to the Instruction Window (IW) if there is sufficient space, advance to the next rank if
that rank is empty, become invalidated if the control flow changes (such as a branch taken), or
otherwise do nothing. Each Function Unit is only allocated a pair of registers in the Instruction
Window, which is sufficient since each cycle only one instruction per Function Unit-and thus
per pair-can be Issued. It is one of the duties of the Coordinator to decide which instructions to
Issue, based on a combination of operand availability and a balance between Register File
utilization and fair sharing of computational resources between the activities.
Issued instructions are moved to their Function Unit's Instruction Advance register or
Instruction Delay register, depending on if the operand loading will take one or two cycles,
respectively. This decision is also made by the Coordinator, and can occur if not enough
Register File read ports are available in the current cycle. This process of loading operands is the
called the Register File stage since most operands come from the Register File. Operands can
also be supplied as immediate values within instructions or bypassed data from the Result
Buffer. A Function Unit can only receive bypassed operands from the last or next-to-last entries
of its own Result Buffer, or the Result Buffer of the other function unit that it shares a type with.
In other words, Integer Function Units can bypass data to each other and Floating Point Function
Units can bypass to each other, but operands cannot be bypassed from Integer to Floating Point
or vice versa (see fig. 3a, 3b).
4.4 Execute, Buffer, and Writeback
Once the operands are loaded, the Execute phase begins, which is when the actual
command described by the instruction's opcode is run. Integer Function Units will complete any
operations within a cycle, but the Floating Point adder take two cycles and the Floating Point
multiplier takes three. The result of an operation, when ready, is Buffered along with its target
Register File address in the Result Buffer belonging to the Function Unit it came from. If any
valid Condition Codes were generated in the operation, they are stored in the Condition Code
registers. The Condition Codes are used to indicate certain conditions in the Function Unit or its
result, such as "positive" or "negative," "equal to 0" or "not equal to 0," "overflow," and "divide
error." This information is only used by predicated instructions like conditional branches.




Figure 3b Bypass logic and Result Buffers for the FLOAT Function Units
If the instruction is a load or store instruction, the Load/Store Unit then checks the
"known" flag of the target register. If set, the Load/Store Unit can get the 14-bit Location
directly from the Register File and immediately access the addressed DAU through the Access
Command Network. Otherwise, the Register File only contains the 64-bit UID of the desired
chunk, so the Load/Store Unit must first issue a match request to the Match Interface Unit to get
its Location. Once the Location is returned, the Load/Store Unit stores it in the Register File and
sets the "known" flag before completing the instruction.
The instruction could also alter control flow or be a predicated move, which passes either
the A operand or the B operand to the Result based on the state of the Condition Code registers.
The predicated move is particularly useful as it allows one to avoid the penalty of restarting
instruction fetch when a branch is taken. For instance, instead of executing a branch to decide
which set of instructions to execute next, one could compute the result of both sets of
instructions and then execute the predicated move which would select the "correct" answer.
While Predicated move instructions are handled by the integer units, control flow instructions
like jump or branches can be handled by a small amount of logic within the coordinator, as it
also schedules instruction issue. If a jump or branch occurs, the activity's PC in the Fetch Unit is
set to the address given by the instruction; in the case of a branch, an extra step involves
invalidating any instructions fetched after it, and to fetch and enqueue new instructions.
After Execution, any Function Unit results are placed in the Result Buffer, where they are
made available as bypass operands if they are in the last two registers. In the Writeback stage,
up to eight results can be written to the Register File, if their target banks do not conflict. If there
is a conflict between entries, the older entry gets priority. If the Result Buffers ever get full, they
signal the Coordinator to stop issuing instructions.
5 HDL Development
Figure 4 Block diagram of hardware under test
5.1 Hardware Setup
The actual hardware that is modeled is the core execution unit of a single processing unit,
shown in figure 3 above. The Load-Store Unit, "matching" hardware, and all external
connections have been removed, leaving only the modules that are directly involved in the
execution of individual non-memory instructions. What we are left with, this "core execution
unit," are the modules responsible for the fetch and issue of instructions, the loading of operands,
and the computation and storage of results.
5.2 From Hardware Description to HDL Code
Bluespec Verilog is a high-level HDL language that is built upon a hierarchy of modules
which interact through method calls triggered by a rule-based system. Each module presents an
"interface" which controls all communication between the module and the external world. These
interfaces consist primarily of a collection of methods, which can perform actions on internal
state and/or return data. Local state in the modules takes the form of storage elements like
registers and FIFOs, and return data must be in the form of a bit field. Additionally, each
module can contain its own set of rules which define its internal behavior. These rules are
activated when their predicated conditions are met, and may freely modify the internal state of
the module. [4]
How this translates into cycle-to-cycle behavior is as follows: at the beginning of a cycle,
all rules whose conditions are met are scheduled to "fire" in some order. Once all the scheduled
rules have fired, all updates to state elements occur and the next cycle begins. The power of
Bluespec, and thus the source of its complexity, lies in its ability to optimize actions and
interactions by "smart" rule scheduling that attempts to maximize concurrency. The price of
leveraging this power, however, is that you must relinquish cycle-accurate control. Thus, a
compromise is required to allow us to implement the optimized behavior integrated into our
design while still leaving room for the compiler to do its own optimization.
To do this, we sidestepped most of the internal complexity of Bluespec by modeling the
processor as a module with a single "run" method. Having all actions in a single method allows
us to control the exact order in which they occur, allowing us to avoid some common sources of
underperformance such as wasted register load cycles3 . It may be worthwhile in the future to
explore a restructuring of the code would more completely leverage the rich Bluespec feature set,
as it may uncover further optimizations that are hard to see in large, complex systems. In the
next section the module implementations in Bluespec will be described, and an analysis of the
design options available at each point will be provided.
5.3 Fresh Breeze Module
The entire Core Execution Unit contains a fairly broad and shallow hierarchy of modules,
with the mkFreshBreeze module at the top. This module has two functions4 and two methods-
one which runs the processor, and one which dumps the internal state to a file (appendix A).
Additionally, there are a number of storage elements and submodules, which generally
correspond to the component blocks seen in figure 3. The actual code of the main processor
method can be broken down into sections that correspond to the aforementioned stages of the
instruction cycle.
5.4 Dependence and ActDepend
The Dependence module basically consists of a Vector of ActDepend module instances,
and a collection of methods that allow you to access the methods of these modules in various
ways (either iterating over all of them, or calling a particular one). There is one ActDepend
module for each activity, and it is in these modules that the Instruction Dependence Matrix and
Register Matrix reside. The main methods of the ActDepend module include methods for the
allocation and de-allocation of instruction IDs, the "analyze" method that extracts dependence
3 Often in HDL design, registers or latches will be created in unexpected places, causing a one cycle delay to load
the storage element.
4 Functions encapsulate frequently used operations, much like their software analogs.
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information from instructions, and the methods responsible for manipulating the "scoreboard" 5,
which tracks register file access so the Coordinator can schedule future access. The Dependence
Unit is used during the Quartet Analysis and Decode phase to check for valid instructions and
extract instruction properties, in the Issue stage to set the Scoreboard bit that indicates a pending
write, and in the Writeback stage to clear the "write pending" bit set during Issue.
5.5 Coordinator and CoordStage
The Coordinator module contains the control logic necessary to Select RB instructions to
move to the IW, Issue instructions from the IW, load operand registers, schedule Register File
access, and stage instructions to arrive at the FUs together with their operands. The control
signals for all these tasks are generated by a single "operate" method, which takes as its input the
Instruction Window contents, the dependence information for all activities, information on
pending writes from the scoreboard, and bypass information from the appropriate registers
(shown in fig. 3a and 3b). The operate method checks resource needs of each instruction in the
IW against the availability of FUs and RF banks.
The Coordinator module is made up eight CoordStage modules, each corresponding to an
entry in the Instruction Window, and a collection of registers keeping track of RF and FU
availability. Each CoordStage module has its own operate method, which the Coordinator
iterates over in its own operate method. The only local state is a register of 6 bits to help keep
track of delayed read operations if an instruction's operands require two cycles to load.
5 The scoreboard keeps track of RF usage by setting bits in a matrix whenever a read or write begins. These bits are
cleared once the read or write has been completed.









Figure 5 Detailed view of a single Resource Buffer (RB)
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5.6 IResourceBuffer
The IResourceBuffer module, used for the Resource Buffers, consists of four "files" of
four "ranks," as previously described in this paper. Figure 4 illustrates the internals of a single
Resource Buffer. The storage elements consist of the four ranks and the additional metadata
required for each rank. The methods provide functionality for retrieving the values of the storage
elements, adding new ranks, and "updating" the RB state, which consists of clearing Selected
and invalid instructions and advancing all ranks that are able.
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5.7 Instruction Stages
The Fetch stage consists only of the logic that adds incoming Instruction Quartets to the
Quartet Buffer and reports to the testbench when the buffer is full (how this is done will be
explained in the Testbench section). The uncomplicated Quartet Buffer was implemented using
an unmodified, built-in sized-FIFO primitive of Bluespec; all we wanted was a way to buffer
incoming Quartets, so we chose the simplest method available. In the Analyze and Decode
stage, the Quartet at the head of the Quartet Buffer is Decoded and its dependence information
extracted before its instructions are Dispatched to the Resource Buffers. Each instruction is sent
to the RB of the Function Unit that will execute it; if there is more than one Function Unit that
can process an instruction, it is sent to the RB with the least number of occupied ranks. This
helps to balances the computational load between the RBs, as well as the number of instructions
in an RB contending for selection at any one moment.
As the instructions are being Dispatched, The dependence and decode information is
bundled with information regarding bypass operand availability, outstanding Register File writes
(which is one of the things kept track of in the Dependence Unit's "scoreboard"), and the
Instruction Window contents, and everything is sent to the Coordinator for Analysis. When
done, the Coordinator will output signals that will be used to control register file access,
instruction issue, and the complex process of loading operands.
Once instructions are in the RB, they compete for Selection to the IW, with older
instructions given higher priority. The "rank" and "file" mechanism of the RBs is meant as
something of a funnel for incoming instructions, so given a program with an even distribution of
instruction types, the Resource Buffers are expected to be relatively sparsely filled. We could
not use a linear FIFO for the RBs because it would have to support up anything between zero and
four enqueues every cycle. The solution is to always enqueue four instructions at a time,
invalidating the ones that will not be executed by the RB's Function Unit. You also have to
advance the instructions four at a time to leave room for new instructions, and leave invalid
instructions in the FIFO, since their removal would create the unnecessary complexity of
allowing every entry to advance to any position ahead of it. If you modified a FIFO with all
these corrective behaviors, you would end up with a Resource Buffer. The "rank" and "file"
expression is simply a more understandable way to visualize the RB's operation.
When Selected, instructions are moved into the Instruction Window, which has two slots
for each Function Unit (FU) and Resource Buffer pair, meaning up to two instructions can be
Selected from each RB in a single cycle. However, since only one of any FU's instructions is
Issued at a time, in most cases only a single instruction per RB is Selected in a cycle. When an
instruction is in the Instruction Window, instructions wait to be Issued by the Coordinator. Once
they are, the Coordinator begins the process of loading the operands necessary for the execution
of the current set of instructions. We call this phase the Register File phase because that is the
primary source of operands. Operands can also come in the form of immediate values in the
instruction or they can be bypassed from the Result Buffers. Only the last two slots of each
Result Buffer are allowed to make their results available for bypass. Additionally, Function
Units of the same type can bypass data to each other-in other words, the Integer Function Units
can bypass data to each other (see fig. 3a), and the Floating Point Function Units can bypass data
to each other (see fig. 3b). One important thing to keep in mind is that the operands to be
considered for bypassing are the results that will be in the Result Buffer at the time of execution,
so in making the decision to Issue an instruction, you have to check the target registers of the
appropriate instruction in the pipeline. From Issue to Execution, an integer operation with a
bypassed operand will take 2 cycles, so you must look at the instruction two cycles back in the
pipeline. Figure 3a and figure 3b illustrate this-the signals labeled "to coordinator" indicate the
registers which are being examined for possible use as a source of a bypassed operand.
5.8 The Testbench Module
The Testbench module is a wrapper around the processor core that will feed it
instructions and collect processor information which will be written to a file. Its basic setup
includes a "count" rule that always triggers and steps the processor forward one clock cycle. At
the end of every cycle, the display method of the Fresh Breeze Core Execution Unit is called and
the processor state is saved to a file. The simulation can end if either (1) an instruction is fetched
with all is, (2) a fixed number of cycles has gone by, or (3) an invalid or contradictory state is
reached in the processor. Error information is passed from the Fresh Breeze unit to the
Testbench by a 32-bit return value called the haltcode, whose individual bits represent the
occurrence of various halt conditions. If the haltcode is ever nonzero, an error has occurred, so
the processor state is written to a file one last time followed by the haltcode, and the simulation
ends. Analysis of the haltcode and the history of processor state should allow one to determine
the exact nature of the condition which caused the malfunction.
5.9 Compiling and Debugging
The Bluespec compilation process involves a number of stages in static elaboration,
linking, and code generation. The most frequent errors encountered were excessively long
compilation times due to scheduling, out of memory errors, and function unfolding issues. These
three problems are closely tied together, and can be traced back to the scheduling and static
elaboration strategies that Bluespec uses.
In static elaboration, functions undergo a process called function unfolding in which each
function call is resolved in its local context, often by a simple text-substitution since every call
usually corresponds to a separate hardware instance. This is a problem when large iterative
structures are used, as the process of function unfolding quickly becomes a time- and memory-
consuming task. In particular, those used to abstraction with functions will find that strategy
leading to programs that will not completely compile. Our approach was to minimize such
iterative loops to only a few lines, or to limit the number of iterations of more complex loops.
While statements were eliminated completely, as even the simplest ones seemed to create
compilation problems.
Type matching was also a frequent problem, as Bluespec is very strict in resolving
mismatched types. Interaction between variables and storage elements was a particular conflict
that was common, as was a conflict between the Integer and Bit types. Integer types are resolved
in the static elaboration phase, so they are ideal as indices for iterative loops. However, one
could not always use the index in the loop since other places you would use an index, such as for
vectors, require the Bit type, which is distinct from the Integer type. Occasionally, type
conversions could be used to resolve the difference, but an easier solution was to use a Bit type
variable as the index, despite the possibility of generating unintended hardware.
6 Current Status and Future Work
The project is currently still in the debugging phase. Some of the issues encountered in
compiling have been discussed, and there are ongoing efforts to resolve them, with the hope of
having a full simulation ready within weeks. Currently our code only supports integer
instructions, and the plan is to wait until we have a working simulation before adding the floating
point Function Units. This would at least allow us to verify that all other parts of the code are
correct before going on. Additionally, it would make the debugging work much easier by
introducing new code incrementally instead of all at once.
Farther into the future, the plan is to integrate a JAVA viewer into the Bluespec
simulation that would allow you to observe and interact with the processor in real-time as it
executes instructions. This would allow us to demonstrate in a clear and visible fashion the
effectiveness of the Fresh Breeze design. The main goal in the coming weeks and months is to
get a bug-free simulation developed that will produce consistent results which can be compared
to other architectures of its class. Until we can get concrete data from the simulation of
meaningful computation, the Fresh Breeze project will remain in the realm of theory and
possibility.
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// ############################# Elements & State ##############################
// Counter
Reg#(Bit#(6)) count <- mkReg(0);
Reg#(Bit#(32)) haltcode <- mkReg(0);
Reg#(File) dump <- mkReg(InvalidFile);
// Instruction Memory
RegFile#(Bit#(6), Quartet) instrMem <- mkRegFileFullLoad("instr.txt");
// Processor
IFreshBreeze freshBreeze <- mkFreshBreeze();
(* descending urgency = "init, stop, operate , counting" *)
// ################################## RULE(S) ##############################
rule init ((haltcode == 0) && (count == 0));
File t <- $fopen("fbreeze.out", "w");
dump <= t;
endrule
rule stop (haltcode != 0);
freshBreeze.displayState(dump);
$fdisplay(dump);




rule operate ((haltcode == 0) && (count > 0));
freshBreeze.displayState(dump);
let newQuartet = instrMem.sub(count);








rule counting (haltcode == 0);










0 : Quartet Buffer Full
1 : Issue Conflict -> Del/Adv instruction reg - instruction issued to Instruction Advanced register
at the same time instruction moving there from Instruction Delay register
2 : RF current data read - bad valid bit
3 : RF current address read - bad valid bit
4 : RF advanced data read - bad valid bit
5 : RF advanced address read - bad valid bit
6 : Bypass data invalid FUO
7 : Bypass data invalid FU1
8 : Bypass data invalid FU2
9 : Bypass data invalid FU3































method ActionValue#(Bit#(32)) run(Quartet newQuartet);




// ########################### Elements & State ############################
// Quartet Buffer
FIFOF#(Quartet) quartetBuffer <- mkUGSizedFIFOF(4);
// Resource Buffers
Vector#(4, IResourceBuffer) resourceBuffer <- replicateM( mkResourceBuffer() );
// Dependence Unit
Dependence dependenceUnit <- mkDependence();
// Coordinator

































































































FunctionUnit funcInt0 <- mkIntFunctionUnit() ;
FunctionUnit funcIntl <- mkIntFunctionUnit() ;
FunctionUnit funcFloatAdd <- mkIntFunctionUnit() ;
FunctionUnit funcFloatMul <- mkIntFunctionUnit() ;
// Condition Code Registers
Vector#(4, Reg#(Bit#(4))) conditionCode <- replicateM( mkReg(0) );
// Register File address registers
Vector#(4, Reg#(Bit#(5))) leftAddresses0 <



















leftAddressesValid0 <- replicateM( mkReg(False)
leftAddressesValidl <- replicateM( mkReg(False)
rightAddressesValid0 <- replicateM( mkReg(False)






registerFileLeft <- replicateM( mkRegFileFull());









Bool)) registerFileLeftValid <- replicateM( mkRegFileFull());




resultBufferLeft <- replicateM( replicateM( mkReg(0) ));
resultBufferRight <- replicateM( replicateM( mkReg(0) ));
)) resultBufferData <- replicateM( replicateM( mkReg(unpack(0)) ));
// ########################### METHOD(S)
method ActionValue#(Bit#(32)) run(Quartet newQuartet);
Bit#(32) haltcode = 0;
// ********** Cordinator **********
// Setup Coordinator input
Integer i, j;
Bit#(32) ii, jj;
CoordInput coordinatorInput = unpack(0);
RegFileAddress destination0, destinationl;
Vector#(4, Bit#(16)) dependenceInfo = dependenceUnit.getDependence();
Vector#(4, Bit#(32)) writePending = dependenceUnit.getWritePending();
// Check for illegal instructions
if ((newQuartet.valid[0]) && !(makeDecodedInstruction(newQuartet.instructions[0) .illegal))
haltcode[l] = 1;
if ((newQuartet.valid[l]) && !(makeDecodedInstruction(newQuartet.instructions []).illegal))
haltcode[ll] = 1;
if ((newQuartet.valid[2]) && !(makeDecodedInstruction(newQuartet.instructions[2]).illegal))
haltcode[1l] = 1;
if ((newQuartet.valid[31) && (makeDecodedInstruction(newQuartet.instructions [3]).illegal))
haltcode[ll] = 1;
for (i = 0; i < 8; i = i + 1) begin
coordinatorInput.instr window[i].valid = instructionWindow.valid[i];
coordinatorInput.instr window[i] .instruction =
makeDecodedInstruction(instructionWindow. instr [i]);
coordinatorInput.instr_window[i] .activity = instructionWindow.activity[i];
coordinatorInput.instr window[i].iid = instructionWindow.instrID[i];
end
ii = 0;
for (i = 0; i < 4; i = i + 1) begin
destination0 = getDestination(curI[il);
destinationl = getDestination(advI[i]);
coordinatorInput.dependence [i] = dependenceInfo[ii [1:0]];
coordinatorInput.write_pending[i] = writePending[ii[l:0]];
coordinatorInput.bypass info_0[i] .act = curIact[i];
coordinatorInput.bypass info0 [i] .pair = destinationO[4:1];
coordinatorInput.bypass_info_0 [i] .left = !unpack(destinationO[0]);
coordinatorInput.bypass info 0[i] .right = unpack(destinationo [0]);
coordinatorInput.bypass info 1[i] .act = advIact[i];
coordinatorInput.bypass_info 1[i] .pair = destinationl[4:1];
coordinatorInput.bypass info_l 1[i] .left = !unpack(destinationl[0]);
coordinatorInput.bypass infol [i] .right = unpack(destinationl [0]);
ii = ii + 1;
end
// Saving Coordinator output
CoordOutput coordinatorOutput <- coordinatorUnit.operate(coordinatorInput);
// ********** Resource Buffers -> Instruction Window **********
// finding first, second free instructions
Bit#(5) index0, indexl;
Bool select0 = False;
Bool selectl = False;
Vector#(4, Bool) adv = replicate(False);





, Bool) rbv = replicate(False);
, Instruction) rbi = replicate(0);
, Bit#(4)) rbiid = replicate(0);
Bit#(2)) rba = replicate(0);
// iterated across FUs
for (i = 0; i < 4; i = i + 1) begin
rbv = (resourceBuffer[i]) .getValid();
rbi = (resourceBuffer[i]) .getInstructions();
rbiid = (resourceBuffer[i]) .getIID();
rba = (resourceBuffer[i) .getActivity();
index0 = first(rbv);
indexl = second(rbv);
// Selecting from RB to IW
let slot0 = 2*i;
let slotl = 2*i + 1;
// first -> slot0
select0 = (index0[4] == 0)
&& (!instructionWindow.valid[sloto]
// first -> slotl OR second -> slotl
11 (coordinatorOutput.issued[sloto0] == 1));
selecti = ((index0[4] == 0)
&& (instructionWindow.valid[sloto] && (coordinatorOutput.issued[slot0] == 0))
&& (!instructionWindow.valid[slotl] (coordinatorOutput.issued[slotl] == 1)))
((indexl[4] == 0)
&& (!instructionWindow.valid[slotl] (coordinatorOutput.issued[slotl] == 1)));
// note "second -> slot0" is impossible since you need a first before you can have a second;
if (!instructionWindow.valid[slot0] (coordinatorOutput.issued[slot0] == 1))
if (index0[4] == 0) begin
// first -> slot0
(instructionWindow.instr[slot0]) <= rbi[index0 [3:0]];
(instructionWindow.valid[slot0]) <= True;
(instructionWindow.instrID[slot0]) <= rbiid[index0[3:0]];
(instructionWindow.activity[slot0]) <= rba[index0 [3:2]];
if ((indexl[4] == 0) && (!instructionWindow.valid[slotl]
I (coordinatorOutput.issued[slotl] == 1))) begin







else if ((index0[4] == 0) && (!instructionWindow.valid[slotl]
I (coordinatorOutput.issued[slotl] == 1))) begin

















adv[i] <- resourceBuffer[i] .update(sel);
end











id base <- dependenceUnit.allocate( first.activity, pack(first.valid) );
// get activity




Instruction) newInstr = replicate(0);
Bool) newValid = replicate(False);
Bit#(3)) rbAssign = replicate(0);
for (i = 0; i < 4; i = i + 1)
if (first.valid[i])
rbAssign[i] = assignToRB(first.instructions[i] , resourceBuffer[O], resourceBuffer[l]);
else
rbAssign[i] = 3'b100;
for (i = 0; i < 4; i = i + 1) begin
newInstr = first.instructions;
newValid = first.valid;
for (j = 0; j < 4; j = j + 1)
if (newValid[j] && (rbAssign[i] != fromInteger(i)))
newValid[j] = False;
resourceBuffer[i] .addRank(newInstr, newValid, id base, activity);
end
quartetBuffer. deq ();
// ********** Dependence Unit *********
// call dependence unit, pass in Instructions
Vector#(4, Bit#(1)) z;
Vector#(4, DecodedInstruction) analyzeInput;
for (i = 0; i < 4; i = i + 1)
if (first.valid[i]) begin
z[i] = 1;




dependenceUnit.analyze ({z([3], z[2], z[1] , z[0]}, activity, analyzeInput);
end
// ********** Quartet Fetch **********





// ********** Loading Operand Registers *******
// Loading Instruction Registers (Delayed, Advance, Current)
Integer x;
for (x = 0; x < 4; x = x + 1) begin
// Delayed
if (coordinatorOutput.load instr 0 delayed[x] == 1) begin
(delI [x]) <= instructionWindow.instr[2*x] ;





if (coordinatorOutput.load instr I delayed[x] == 1) begin
(delI [x]) <= instructionWindow.instr [2*x + 1];






if (coordinatorOutput.load instr 0 advance[x] == 1) begin
if (!delIvalid[x]) begin
(advI [x] ) <= instructionWindow.instr[2*x];





else haltcode[l] <= 0;
end
if (coordinatorOutput.load_instr 1 advance[x] == 1) begin
if (!delIvalid[x]) begin
(advI [x]) <= instructionWindow.instr[2*x + 1];
(advIact[x]) <= instructionWindow.activity[2*x + 1];
(advIvalid[x]) <= True;
dependenceUnit.releaseIdentifier(instructionWindow.activity[2*x + 1] ,
instructionWindow.instrID [2*x + 1]);
end
else haltcode[l] <= 0;
end
// Delayed -> Advance (when no Advance reg is written to)
if ((coordinatorOutput.load instr 0 advance[x] == 0)
&& (coordinatorOutput.load_instr 1 advance[x] == 0) && delIvalid[x]) begin
(advI [x] ) <= delI [x];
(advIact[x]) <= delIact[x];
(advIvalid[x]) <= True;
if ((coordinatorOutput.load instr 0 delayed[x] == 0)
&& (coordinatorOutput.loadinstr1 delayed[x] == 0))
(delIvalid[x]) <= False;
end
// Advance -> Current
if (advIvalid[x]) begin
(curI[x]) <= advI [x];
(curIact[x]) <= advIact[x];
(curIvalid[x]) <= True;
if ((coordinatorOutput.loadinstr 0 advance[x] == 0)






// Loading Address Registers
Integer a, b;
for (a = 0; a < 4; a = a + 1) begin
// Direct u
for (b = 0; b < 8; b = b + 1) begin
if ((coordinatorOutput.select read direct[a]).sO a Ift[b] == 1)
(leftAddressesO[a]) <= getSourceZero(instructionWindow.instr[b]);
if ((coordinatorOutput.select read direct[a]) .sO a rht[b] == 1)
(rightAddresseso[a]) <= getSourceZero(instructionWindow.instr[b]);
if ((coordinatorOutput.select read direct[a]).sO b Ift[b] == 1)
(leftAddressesl [a]) <= getSourceZero(instructionWindow.instr[b]);
if ((coordinatorOutput.select read direct[a]).sO b rht[b] == 1)
(rightAddressesl [a]) <= getSourceZero(instructionWindow.instr[b]);
if ((coordinatorOutput.select read direct [a]) .sl b Ift[b] == 1)
(leftAddressesl [a]) <= getSourceOne(instructionWindow.instr[b]);
if ((coordinatorOutput.select read direct[a]) .sl b rht[b] == 1)
(rightAddressesl [a]) <= getSourceOne (instructionWindow.instr [b]);
end
// Delayed
for (b = 0; b < 4; b = b + 1) begin
if ((coordinatorOutput.selectreaddelayed[a]) .sO_a_lft[b] == 1)
(leftAddresses [al) <= getSourceZero(delI[b]);
if ((coordinatorOutput.selectreaddelayed[a]).s0_a rht[b] == 1)
(rightAddresses0 [a]) <= getSourceZero(delI [b]);
if ((coordinatorOutput.select_read_delayed[a]) .sl_b_lft[b]
(leftAddressesl [a]) <= getSourceOne(delI [b]);
if ((coordinatorOutput.select readdelayed[al).slb rht[b]




(leftAddressesValidO [a]) <= False;
.sO a Ift == 0)
).sO a ift == 0)
















.sO a rht == 0)
).sO a rht == 0)
.sO b rht == 0)
.sl b Ift == 0)
).sl b Ift == 0) )
.sl b rht == 0)
).sl b rht == 0) )
// Loading Operand Registers (aLeft, aRight, bLeft, bRight; Advance/Currect; Direct/Delayed)
Integer c, d;
for (c = 0; c < 4; c = c + 1) begin
// Current
for (d = 0; d < 4; d = d + 1) begin



















if ((registerFileLeftValid[d]) .sub( leftAddressesO[d] [4:1] ))






if ((coordinatorOutput.select_data_current[c]).arht_rht [d] == 1) begin
if (rightAddressesValid [d] )
if ((registerFileRightValid[d]).sub( rightAddresses0 [d] [4:1] ))






if ((coordinatorOutput.select_data_current [c]).a_iftrht[d] == 1) begin
if (leftAddressesValidO[d])
if ((registerFileLeftValid[d]) .sub( leftAddresses0 [d] [4:1] ))






if ((coordinatorOutput.select data current[c]).bl Iftlft[d] == 1) begin
if (leftAddressesValidl[d])
if ((registerFileLeftValid[d] ).sub( leftAddressesl [d] [4:1] ))






if ((coordinatorOutput.select data current[c]) .brht rht[d] == 1) begin
if (rightAddressesValidl[d])
if ((registerFileRightValid[d]) .sub( rightAddressesl [d] [4:1] ))






if ((coordinatorOutput.select_data_current[c]) .b_ift_rht[d] == 1) begin
if (leftAddressesValidl[d])
if ((registerFileLeftValid[d]) .sub( leftAddressesl [d] [4:11 ))







if ((coordinatorOutput.select data advance[c] ).a Ift lft[d] == 1) begin
if (leftAddressesValid0 [d])
if ((registerFileLeftValid[d]).sub( leftAddresses0 [d] [4:1] ))






if ((coordinatorOutput.select_data_advance[c]).a_rht_rht [d] == 1) begin
if (leftAddressesValid0 [d])
if ((registerFileRightValid[d]) .sub( rightAddresses0 [d] [4:1] ))






if ((coordinatorOutput.select data advance[c]) .a_lft_rht[d] == 1) begin
if (rightAddressesValidO [d])
if ((registerFileLeftValid[d]) .sub( leftAddresses0 [d] [4:1] ))






if ((coordinatorOutput.select_data_advance[c]).b_ift_ilft[d] == 1) begin
if (leftAddressesValidl [d])
if ((registerFileLeftValid[d]) .sub( leftAddressesl [d] [4:1] ))






if ((coordinatorOutput.select data advance[c]).b rhtrht[d] == 1) begin
if (rightAddressesValidl [d])
if ((registerFileRightValid[d]) .sub( rightAddressesl [d] [4:1] ))






if ((coordinatorOutput.select_data_advance[c]) .b_lft_rht[d] == 1) begin
if (rightAddressesValidl [d])
if ((registerFileLeftValid[d]) .sub( leftAddressesl [d] [4:1] ))







// Advanced -> Current (when no Current reg is written to)
if ((coordinatorOutput.select data current[c]).a ift lft == 0)
(curAL[c]) <= advAL[c];
if ( ((coordinatorOutput.select_data_current [c]) .a_rht_rht = 0)
&& ((coordinatorOutput.select_data_current[c]).a_lft_rht == 0)
(curAR[c]) <= advAR[c];
if ((coordinatorOutput.select_data current[c]).b_lft_lft == 0)
(curBL[c]) <= advBL[c];
if ( ((coordinatorOutput.select data current[c]).b_rhtrht == 0)
&& ((coordinatorOutput.select data current[c]).b lft rht == 0)
(curBR[c]) <= advBR[c];
end
// Data Routing & Bypass




if ((coordinatorOutput.bypass select_0[0]) .asame) begin
if ((resultBufferData[0] [2]) .left)
aLeft[0] = (resultBufferLeft[0]) [2] ;
if ((resultBufferData[0] [2]) .right)
aRight [0] = (resultBufferRight [0]) [2] ;
if ( ! ( (resultBufferData[0] [2]) .left) && ! ( (resultBufferData[0] [2]) .right)
haltcode[6] <= 1;
end
if ((coordinatorOutput.bypass select 0[0]) .a other) begin
if ((resultBufferData [] [2]) .left) oLn
aLeft[0] = (resultBufferLeft [] ) [2] ;
if ((resultBufferData[l] [2]) .right)
aRight [0] = (resultBufferRight [1]) [2] ;
if ( !((resultBufferData[l] [2]) .left) && ! ( (resultBufferData[l] [2]) .right)
haltcode[6] <= 1;
end
if ((coordinatorOutput.bypass select 11[0]) .asame) begin
if ((resultBufferData[0] [3]) .left)
aLeft [0] = (resultBufferLeft [0]) [3];
if ((resultBufferData[0] [3]) .right)
aRight [0] = (resultBufferRight [0]) [3] ;
if ( !((resultBufferData[0] [3]) .left) && !((resultBufferData[0] [3]).right)
haltcode[6] = 1;
end
if ((coordinatorOutput.bypassselect_l[01).a other) begin
if ((resultBufferData [] [3]) .left)
aLeft [0] = (resultBufferLeft [1]) [3];
if ((resultBufferData[l] [3]) .right)
aRight [0] = (resultBufferRight [1]) [3] ;
if ( !((resultBufferData[1] [3]).left) && !((resultBufferData [l] [3]) .right)
haltcode[6] = 1;
end
if ( !(coordinatorOutput.bypass select_0[0]).asame
&& !(coordinatorOutput.bypass select 0[0]).a other
&& !(coordinatorOutput.bypass select 1[0]).a same





if ((coordinatorOutput.bypass select 0 [0]) .b_same) begin
if ((resultBufferData[0] [2]).left)
bLeft [0] = (resultBufferLeft [0]) [2];
if ((resultBufferData[0] [2]) .right)
bRight [0] = (resultBufferRight [0]) [2] ;
if ( ! ((resultBufferData[0] [2]).left) && ! ((resultBufferData[0] [2]).right) )
haltcode[6] <= 1;
end
if ((coordinatorOutput.bypass select _0[0]).b_other) begin
if ((resultBufferData [l] [2]) .left)
bLeft [0] = (resultBufferLeft [1]) [2] ;
if ((resultBufferData[l] [2]).right)
bRight [0] = (resultBufferRight [1]) [2] ;
if ( !((resultBufferData[l] [2]).left) && !((resultBufferData [l] [2]).right) )
haltcode[6] <= 1;
end
if ((coordinatorOutput.bypassselect_l1[01) .bsame) begin
if ( (resultBufferData[0] [3]).left)
bLeft [0] = (resultBufferLeft [0]) [3];
if ((resultBufferData[0] [3]) .right)
bRight [0] = (resultBufferRight [0]) [3] ;
if ( ! ((resultBufferData[0] [3]) .left) && ! ((resultBufferData[0] [3]) .right) )
haltcode[6] <= 1;
end
if ((coordinatorOutput.bypass select_ 1[0]) .bother) begin
if ((resultBufferData[l] [31).left)
bLeft[0] = (resultBufferLeft[] ) [3];
if ((resultBufferData[l] [3]) .right)
bRight[0] = (resultBufferRight [] ) [3] ;
if ( !((resultBufferData[l] [3]).left) && !((resultBufferData[1] [3]).right)
haltcode[6] <= 1;
end
if ( ! (coordinatorOutput.bypass_select 0[0]) .b_same
&& !(coordinatorOutput.bypass select_0[0]) .b_other
&& !(coordinatorOutput.bypass_select_l[0]) .b same








if ((coordinatorOutput.bypass select 0[i]) .a_same) begin
if ((resultBufferData[1] [2]).left)
aLeft[1] = (resultBufferLeft [1]) [2];
if ((resultBufferData [] [2]).right)
aRight [1] = (resultBufferRight [I]) [2] ;
if ( !((resultBufferData[l] [2]) .left) && !((resultBufferData[l] [2]) .right)
haltcode[7] <= 1;
end
if ((coordinatorOutput.bypassselect 0[1]).a_other) begin
if ((resultBufferData[0] [2]).left)
aLeft [l] = (resultBufferLeft [0]) [2] ;
if ((resultBufferData[0] [2]).right)
aRight [1] = (resultBufferRight [0]) [2] ;
if ( !((resultBufferData[0] [2]) .left) && ! ((resultBufferData[0] [2]) .right)
haltcode[7] <= 1;
end
if ((coordinatorOutput.bypass select_l[l11]) .asame) begin
if ((resultBufferData[l] [3]).left)
aLeft[1l] = (resultBufferLeft []) [3];
if ((resultBufferData [] [3]) .right)
aRight [1] = (resultBufferRight [1]) [3] ;
if ( ! ((resultBufferData[l] [3]).left) && ! ((resultBufferData[l] [3]).right)
haltcode[7] <= 1;
end
if ((coordinatorOutput.bypass select_1[1]).aother) begin
if ((resultBufferData[0] [3]).left)
aLeft [1] = (resultBufferLeft [0] ) [
if ((resultBufferData[0] [3]) .right)
aRight[l] = (resultBufferRight[0]














).a other ) begin
// Operand B
if ((coordinatorOutput.bypass_select_0 [1]) .b same) begin
if ((resultBufferData[l] [2]) .left)
bLeft [1] = (resultBufferLeft [1]) [2] ;
if ((resultBufferData[1] 2]).right)
bRight [l] = (resultBufferRight [1]) [2];
if ( !((resultBufferData[l] [2]).left) && !((resultBufferData[l] [2]).right)
haltcode[7] <= 1;
(coordinatorOutput.bypass select _0[l]).b_other) begin
if ((resultBufferData[0] [2]).left)
bLeft [1] = (resultBufferLeft [0]) [2] ;
if ((resultBufferData[0] [2]) .right)
bRight [1] = (resultBufferRight [0]) [2] ;
if ( ! ((resultBufferData[0] [2]) .left) && ! ((resultBufferData[0] [2]) .right)
haltcode[7] <= 1;
(coordinatorOutput.bypass select _1 [1]) .b same) begin
if ((resultBufferData[l] [3]) .left)
bLeft [1] = (resultBufferLeft []) [3] ;
if ((resultBufferData[l] [3]).right)
bRight [l] = (resultBufferRight [1]) [3] ;
if ( !((resultBufferData[l] [3]).left) && !((resultBufferData[1] [3]).right)
haltcode[7] <= 1;













if ((resultBufferData[0] [31). left)
bLeft[1] = (resultBufferLeft[O]) [
if ((resultBufferData[0] [3]).right)
bRight [l] = (resultBufferRight [0]







bRight [] = curBR[1];
)[3];









if ((resultBufferData[2] [2] ).left)
aLeft[2] = (resultBufferLeft[2])[2];
if ((resultBufferData[2] [2]).right)
aRight[2] = (resultBufferRight[2]) [2] ;






(coordinatorOutput.bypassselect_0 [2]) .a_other) begin
if ((resultBufferData[3] [2]) .left)
aLeft [2] = (resultBufferLeft [3])[2];
if ((resultBufferData[3] [2]).right)
aRight[2] = (resultBufferRight[3])[2];
if ( ! ((resultBufferData[3] [2]).left) && !((resultBufferData[3] [2]).right)
haltcode[8] <= 1;
(coordinatorOutput.bypass select_l 1[2]).a same) begin
if ((resultBufferData[2] [3] ).left)
aLeft [2] = (resultBufferLeft [0]) [3];
if ((resultBufferData [2] [3]) .right)








if ( !((resultBufferData[2] [3]).left) && !((resultBufferData[2] [3]).right)
haltcode[8] <= 1;
(coordinatorOutput.bypass select_l [2) .a_other) begin
if ((resultBufferData[3] [3]) .left)
aLeft[2] = (resultBufferLeft [] ) [3] ;
if ((resultBufferData[3] [3]) .right)
aRight[2] = (resultBufferRight[3]) [3];













).a other ) begin
// Operand B
if ((coordinatorOutput.bypass select_ 0[2]).b same) begin
if ((resultBufferData[2] [2]).left)
bLeft [2] = (resultBufferLeft [2]) [2] ;
if ((resultBufferData[2] [2]) .right)
bRight [2] = (resultBufferRight [2]) [2] ;






((coordinatorOutput.bypass select_0 [2]) .bother) begin
if ((resultBufferData[3] [2]).left)
bLeft [2] = (resultBufferLeft [l]) [2];
if ((resultBufferData[3] [2]) .right)
bRight [2] = (resultBufferRight [1]) [2] ;
if ( !((resultBufferData[3] [2]).left) && !((resultBufferData[3] [2]) .right)
haltcode[8] <= 1;
((coordinatorOutput.bypassselect_l [2]) .b_same) begin
if ((resultBufferData[2] [3]) .left)
bLeft [2] = (resultBufferLeft [2]) [3];
if ((resultBufferData[2] [3]) .right)







if ( !((resultBufferData[2] [3]).left) && !((resultBufferData[2] [3]).right)
haltcode[8] <= 1;
(coordinatorOutput.bypass select 1[2]).bother) begin
if ((resultBufferData [3] [3]).left)
bLeft [2] = (resultBufferLeft [3])[3];
if ((resultBufferData[3] [3]).right)
bRight [2] = (resultBufferRight [3]) [3] ;

















if ((coordinatorOutput.bypassselect_0 [3]) .a_same) begin
if ((resultBufferData [3] [2]) .left)
aLeft [3] = (resultBufferLeft [3]) [2];
if ((resultBufferData[3] [2]) .right)
aRight [3] = (resultBufferRight [3]) [2] ;
if ( !((resultBufferData[3] [2]).left) && !((resultBufferData[3] [2]).right)
haltcode[9] <= 1;
end
if (coordinatorOutput.bypass select_0 [3]) .a_other) begin
if ((resultBufferData[2] [2]).left)
aLeft [3] = (resultBufferLeft [2]) [2];
if ((resultBufferData[2] [2]).right)
aRight[3] = (resultBufferRight[2]) [2] ;










.b sameoth re  ) 
if ((coordinatorOutput.bypass select_ 1[3]).asame) begin
if ((resultBufferData[3] [3]) .left)
aLeft [3] = (resultBufferLeft [3] ) [3] ;
if ((resultBufferData[3] [3]).right)
aRight[3] = (resultBufferRight[3])[3];
if ( !((resultBufferData[3] [3]).left) && !((resultBufferData[3] [3]).right)
haltcode[9] <= 1;
end
if ((coordinatorOutput.bypass select_l [3]) .aother) begin
if ((resultBufferData[2] [3]).left)
aLeft [3] = (resultBufferLeft [2]) [3];
if ((resultBufferData[2] [3]) .right)
aRight [3] = (resultBufferRight [2]) [3] ;













if ((coordinatorOutput.bypass_select_0[3]) .b_same) begin
if ((resultBufferData[3] [2]) .left)
bLeft [3] = (resultBufferLeft [3]) [2];
if ((resultBufferData[3] [2]) .right)
bRight [3] = (resultBufferRight [3]) [2];
if ( !((resultBufferData[3] [2]) .left) && !((resultBufferData[3] [2]) .right)
haltcode[9] <= 1;
end
if ((coordinatorOutput.bypass select_0[3]) .bother) begin
if ((resultBufferData[2] [2]) .left)
bLeft [3] = (resultBufferLeft [2]) [2] ;
if ((resultBufferData[2] [2]).right)
bRight [3] = (resultBufferRight [2])[2];









if ((coordinatorOutput.bypass select_l [3] ) .b_same) begin
if ((resultBufferData[3] [3] ).left)
bLeft[3] = (resultBufferLeft[3]) [3] ;
if ((resultBufferData[3] [3]) .right)
bRight[3] = (resultBufferRight[3]) [3] ;
if ( !((resultBufferData[3] [3]) .left) && !((resultBufferData[3] [3]).right)
haltcode[9] <= 1;
((coordinatorOutput.bypass select 1[3]).bother) begin
if ((resultBufferData[2] [3]) .left)
bLeft[3] = (resultBufferLeft[2]) [31;
if ((resultBufferData[2] [3]) .right)
bRight [3] = (resultBufferRight [2]) [3] ;
if ( !((resultBufferData [2] [3]). left) && !((resultBu
haltcode[9] <= 1;
(coordinatorOutput.bypass select 0[3]
(coordinatorOutput.bypass select_0 [ 3
(coordinatorOutput.bypass select 1[3]







.b other ) begin
end
// ********** Writeback ********
Bit#(4) move = 0;
Bit#(4) leftUsed = 0;
Bit#(4) rightUsed = 0;
0; i < 4; i = i + 1)
(j = 0; j < 4; j = j + 1) begin
let dest = (resultBufferData[j] [i]).pair;
if ((resultBufferData[j] [i]).left)
if ((resultBufferData[j] [i]) .right)
case (dest[3:2])
2'b00:
if ((leftUsed[O] == 0) && (rightUsed[O] == 0)) begin
























1] [i]) <= resultBufferRight[j] [i];
1] [il) <= resultBufferLeft[j] [i];
1] [i]) <= resultBufferData[j] [i];
2'b01:
if (leftUsed[l] == 0) begin
(registerFileRight [] ) .upd(dest, resultBufferRight [j] [i]);












1] [i]) <= resultBufferRight[j] [i];
1] [i] ) <= resultBufferLeft[j] [i];
1] [i]) <= resultBufferData[j] [i];
2'b10:
if (leftUsed[2] == 0) begin
(registerFileRight [2] ).upd(dest, resultBufferRight[j] [i]);












if (leftUsed[3] == 0) begin
1)) begin
1] [i] ) <=resultBufferRight[j] [i] ;
1] [i]) <= resultBufferLeft[j] [i];
1] [i]) <= resultBufferData[j] [i];













11] [i]) <= resultBufferRight[j] [i];
1] [i]) <= resultBufferLeft[j] [i];





if (leftUsed[0] == 0) begin











- 1] [i]) <= resultBufferLeft[j] [i];
- 1] [i]) <= resultBufferData[j] [i];
2'b01:
if (leftUsed[l] == 0) begin









- 1] [i]) <= resultBufferLeft[j] [i];
- 1] [i]) <= resultBufferData[j] [i];
end
2'b10:
if (leftUsed[2] == 0) begin










- 1] [i]) <= resultBufferLeft[j] [i];
- 1] [il) <= resultBufferData[j] [i];
2'bll:
if (leftUsed[3] == 0) begin













) <= resultBufferLeft[j] [i];
) <= resultBufferData[j] [i];
endcase
else
if ((resultBufferData[j] [i]) .right)
case (dest[3:2])
2'b00:
if (rightUsed[0] == 0) begin











1] [i]) <= resultBufferRight[j] [i];
1] [i]) <= resultBufferData[j] [i];
if (rightUsed[l] == 0) begin











1] [i]) <= resultBufferRight[j] [i];
1] [i]) <= resultBufferData[j] [i];
2'b10:
if (rightUsed[2] == 0) begin










1] [i]) <= resultBufferRight [j] [i];
1] [i]) <= resultBufferData[j] [i];
2'bll:
if (rightUsed[3] == 0) begin










1] [i]) <= resultBufferRight[j] [i];
1] [i]) <= resultBufferData[j] [i];
else
if ((j != 0) && (move[j]
(resultBufferData[j
== 1))
- 1] [i]) <= BypassInfo {act: 0, pair: 0,
left: False, right: False);
end
// ************ Result Buffer *************
Vector#(4, ResultStruct) result;
for (i = 0; i < 4; i = i + 1) begin
result[i] <- funcInt0.operate(aLeft[i], aRight[i], bLeft[i], bRight[i],
conditionCode[i], getOpcode(curl[i]));
if (result[i] .condition valid)
endcase
(conditionCode[i]) <= result[i] .condition;
if (result[i].result valid) begin
let decoded = makeDecodedInstruction(curI[i]);
let left = decoded.double_res (decoded.singleres && (decoded.destination[0] == 1));
let right = decoded.double_res (decoded.single_res && (decoded.destination[0] == 0));
if (left)
if (right) begin
((resultBufferLeft [i] ) [3]) <= result[i].r left;
((resultBufferRight [i]) [3]) <= result[i].r_right;
((resultBufferData[i]) [3]) <= BypassInfo { act: curIact[i],
pair: decoded.destination[4:1],
left: True, right: True );
end
else begin
((resultBufferLeft [i]) [3]) <= result[i].r left;
((resultBufferData[i]) [3]) <= BypassInfo { act: curIact[i],
pair: decoded.destination[4:1],




((resultBufferRight i]) [3]) <= result[i] .r_right;
((resultBufferData[i]) [3]) <= BypassInfo { act: curIact[i],
pair: decoded.destination[4:1],










// ********** Trace/Dump Code *********
method Action displayState(File z);
let first = quartetBuffer.first();
$fdisplay(z, "QB");










Bit#(2) j = 0;
for (i = 0; i < 4; i = i + 1) begin
(resourceBuffer[j]).display(z, j);
$fdisplay(z, "--------------------------------------
j = j + 1;
end
$fdisplay(z, "");



























































for (i = 0; i < 4; i = i + 1) begin
$fdisplayh(z, "FU", j);
$fdisplayh(z, delIvalid[j], " -
$fdisplayh(z, advIvalid[j], " -
$fdisplayh(z, curIvalid[j], " -
$fdisplay(z,


























$fdisplayb(z, "FUO: ", conditionCode[0]);
$fdisplayb(z, "FUl: ", conditionCode[l]);
$fdisplayb(z, "FU2: ", conditionCode[21);
$fdisplayb(z, "FU3: ", conditionCode[31);
$fdisplay(z, "------ ------------
$Sfdisplay(z, "");
let rbl = resultBufferLeft;
let rbr = resultBufferRight;
let rbd = resultBufferData;
j = 0;




















































































-', rbr [j] [11);
, rbr[j] [0]);
// accepts an Instruction as an argument, returns a 2-bit value corresponding to the FU that
// Instruction should be assigned to
function Bit#(3) assignToRB (Instruction instr, IResourceBuffer intO, IResourceBuffer intl);
DecodedInstruction info = makeDecodedInstruction(instr);
Bit#(3) result = 3'bl00;
Bit#(2) i;
Bit#(3) intA, intB;
let vO = int0.getValid();
let v1 = intl.getValid();
if (info.fu integer) begin
)------------  ;
, j);
// determining which INT unit to assign to
intA = 0;
intB = 0;
for (i = 0; i <= 3; i = i + 1) begin
let start = 4*i;
intA = (!v0 [start] && !v0[start + 1] && !v0[start + 2] && !v0[start + 3]) ?
(intA + 1) : intA;
intB = (!vl[start] && !vl[start + 11] && !vl[start + 2] && !vl[start + 3]) ?
(intB + 1) : intB;
end
if (intA < intB)
result = 3'b001;
else
// note: ties go to RB0
result = 3'b000;
end






// returns True if first Quartet is ready to be moved into RBs
function Bool quartetReady (Quartet firstQuartet, IResourceBuffer intO, IResourceBuffer intl,
Vector#(4, Bool) v);
Bool result = True;
Integer i;
for (i = 0; i < 4; i = i + 1)
if (firstQuartet.valid[i]) begin
let assigned = assignToRB(firstQuartet.instructions[i], intO, intl);









// The Dependence Unit of the Fresh Breeze Multithread Processor
// Author: Jack Dennis
// Date: 24 June 2008
// 02ju108: Major revision of pairDepend implementation
package Dependence;
import Vector :: *;
import Instructions :: *
// The Dependence Unit Module
interface Dependence;
method Action reset (Bit# (2) act);
method Bool freeInstrId (Bit# (2) act);
method ActionValue# (Bit# (2)) allocate (Bit# (2) act, Bit# (4) valid);
method Action analyze (
Bit# (4) valid, Bit# (2) act, Vector# (4, DecodedInstruction) quartet);
method Vector#(4, Bit# (16)) getDependence ();
method Action releaseIdentifier (Bit# (2) act, Bit# (4) iid);
method Action setReadPending (Bit# (2) act, Bit# (5) dest);
method Action setWritePending (Bit# (2) act, Bit# (5) dest);
method Vector#(4, Bit# (32)) getReadPending ();
method Vector#(4, Bit# (32)) getWritePending ();
method Action clearReadPending (Bit# (2) act, Bit# (5) dest);
method Action clearWritePending (Bit# (2) act, Bit# (5) dest);
endinterface: Dependence
(* synthesize, options = "-scheduler-effort 0" *)
module mkDependence (Dependence);
// Create Dependence Logic for each Activity
// old code: Vector# (4, ActDepend) act_dep;
Vector# (4, ActDepend) actdep <- replicateM(mkActDepend());
for ( int a = 0; a < 4; a = a + 1
act dep [a] <- mkActDepend ();
// Methods
// Reset Method: must be used when an Activity is started or resumed
method Action reset (Bit# (2) act);
act_dep[act].reset ();
endmethod
// Allocation of Instruction identifiers
method Bool freeInstrld (Bit# (2) act);
return act dep [act].freelnstrId ();
endmethod
method ActionValue# (Bit# (2)) allocate (Bit#







method Action analyze (
Bit# (4) valid, Bit#
act_dep[act] .analyze
endmethod
(2) act, Vector# (4,
(valid, quartet);
DecodedInstruction) quartet);
method Vector#(4, Bit# (16)) getDependence ();
Vector#(4, Bit#(16)) returnvalue = replicate(0);
Integer i;
for (i = 0; i < 4; i = i + 1)
returnvalue[i] = act_dep[i] .getDependence ();
return returnvalue;
endmethod




method Action setReadPending (Bit# (2) act, Bit# (5) dest);
act_dep [act] .setReadPending (dest);
endmethod
method Action setWritePending (Bit# (2) act, Bit# (5) dest);
act_dep [act] .setWritePending (dest);
endmethod
method Vector#(4, Bit# (32)) getReadPending ();
Vector#(4, Bit#(32)) returnvalue = replicate(0);
Integer i;
for (i = 0; i < 4; i = i + 1)
returnvalue[i] = act_dep[i] .getReadPending ();
return returnvalue;
endmethod
method Vector#(4, Bit# (32)) getWritePending ();
Vector#(4, Bit#(32)) returnvalue = replicate(0);
Integer i;
for (i = 0; i < 4; i = i + 1)
returnvalue[i] = act_dep[i] .getWritePending ();
return returnvalue;
endmethod
method Action clearReadPending (Bit# (2) act, Bit# (5) dest);
act_dep[act] .clearReadPending (dest);
endmethod
method Action clearWritePending (Bit# (2) act, Bit# (5) dest);
act dep[act] .clearWritePending (dest);
endmethod
endmodule: mkDependence
// The Dependence Logic for one Activity
interface ActDepend;
// Method Signatures
method Action reset ();
method Bool freeInstrId ();
method ActionValue# (Bit# (2)) allocate (Bit# (4) valid);
method Action analyze (
Bit# (4) valid, Vector# (4, DecodedInstruction) quartet);
method Bit# (16) getDependence ();
method Action releaseIdentifier (Bit# (4) iid);
// Scoreboard Methods
method Action setReadPending (Bit# (5) address);
method Action setWritePending (Bit# (5) address);
method Bit# (32) getReadPending ();
method Bit# (32) getWritePending ();
method Action clearReadPending (Bit# (5) address);
method Action clearWritePending (Bit# (5) address);
endinterface: ActDepend
(* synthesize, options = "-scheduler-effort 0" *)
module mkActDepend (ActDepend);
let z16 = 16'b0000000000000000;
Vector# (32, Bit# (16)) z32x16 = replicate
Vector# (16, Bit# (16)) z16x16 = replicate
// Dependence matrices
Reg# (Vector# (32, Bit# (16))) source matr
Reg# (Vector# (32, Bit# (16))) destmatrix
(z16);
(z16);
ix <- mkReg (z32x16);
<- mkReg (z32x16);
Reg# (Bit# (16)) cond_test <- mkReg (z16);
Reg# (Bit# (16)) condset <- mkReg (z16);
Reg# (Vector# (16, Bit# (16))) depend_matrix <- mkReg (z16x16);
// Instruction Identifier Allocation
Reg# (Bit# (16)) alloc vector <- mkReg (z16);
Reg# (Bit# (2)) current_base <- mkReg (2'b00);
// Scoreboard Registers
Reg# (Bit# (32)) read_pending <- mkReg ({z16, z16});
Reg# (Bit# (32)) write_pending <- mkReg ({z16, z16});
// Deleted obsolete function declarations








function Bit# (32) decodeFive (Bit# (5) code);
let a = decodeTwo (code [4:3]);
let b = decodeTwo (code [2:1]);
Bit# (32) result = '0;
for (int k 0; k < 32; k = k+l) begin
let m = k / 2;
let i = m / 4;
let j = m % 4;
result[k] = ((k % 2) == 0) ?
(-code[4] & a[i] & b[j]) : // Changed [





// Dependence Analysis for Instructions in the given Quartet
function Vector# (4, Bit# (4)) analyzePairs (
Bit# (4) valid, Vector# (4, DecodedInstruction) quartet);
// Four-by-four array to recieve results of pair analysis
let z4 = 4'b0;
Vector# (4, Bit# (4)) pairAnal = replicate (z4);
// Bit vectors indicating register use as source or destination
let z32 = 32'b0;
Vector# (4, Bit# (32)) src zero decode = replicate(z32);
Vector# (4, Bit# (32)) src one decode = replicate(z32);
Vector# (4, Bit# (32)) destinationdecode = replicate(z32);
Vector# (4, Bit# (4)) quartet_depend = replicate(z4);
// Source or Destination Decoding function
function Bit# (32) addrDecode (Bit# (5) code,
Bool single, Bool double);
let decode a = decodeTwo (code [4:3]);
let decodeb = decodeTwo (code [2:1]);
// Construct bit vector containing a one for the referenced register
// Several changes below,
// mostly to correct the testing of decoded address lines. ('0 => '1)
Bit# (32) result = 0;
for (int i = 0; i < 4; i = i + 1)
for (int j = 0; j < 4; j = j + 1) begin
// Even address
result[8*i + 2*j + 0] = (
// Double word
(double && (decodea[i] == '1) && (decode b[j] == '1))
// Single word
(single && ((decode a[i] == '1) &&
(decode b[j] == '1) && (code[4] == '0)))
) ? '1 : '0;
// Odd address
result[8*i + 2*j + 1] = (
// Double word
(double && (decode_a[i] == '1) && (decode b[j] == '1))
// Single word
(single && ((decode_a[i] == '1) &&
(decode b[j] == '1) && (code[4] == '1)))




// Conflict Logic for Instructions a and b
function Bool conflictTest (int a, int b);
Bool result = False;
if (valid[a] == '0 valid[b] == '0) result = False;
else begin
let dec_a = quartet[a];
let dec_b = quartet[b];
// Register Conflict
let rda = src zerodecode[a] src one decode[a];
let rd b = src_ zero decode[b] src_onedecode[b];
let wr a = destination decode[a];
let wr b = destination decode[b];
result =
(((rd a & wrb I wr a & rd b I wra & wr b) == '0)
// Condition conflict
(deca.testscond && dec b.setscond)
(dec_a.sets cond && dec_b.tests_cond)
(dec a.sets cond && dec b.sets cond));




// Decode each Source and the Destination
for (int p = 0; p < 4; p = p + 1) begin
srczerodecode[p] = addrDecode (
quartet [p] .src_zero, quartet[p].single_op,
quartet [p] .double_op);
src one decode[p] = addrDecode (
quartet [p] .src_one, quartet [p] .singleop,
quartet [p] .double_op);
destinationdecode[p] = addrDecode (
quartet [p] .destination, quartet[p].single res, // Changed single op to single res
quartet [p] .double_res); // Changed double op to double_res
end
// Moved declaration of function conflictTest from here to beginning of
// enclosing function declaration.
// Combine register conflicts for the twelve pairs of distinct instructions
// This can be simplified because conflictTest (a,b) == conflictTest (b,a)
Vector# (4, Bit# (4)) intra_depend;






























// For dependence on instructions in the Resource Buffers and Instruction Window
// we will use separate methods for the S, D, T, C, and DM registers.
function Bit# (16) sourceDepend (DecodedInstruction pr, int a);
Bit# (4) pair zero = pr.src_zero[3:0];
Bit# (4) pair one = pr.src_one[3:0];
return




destmatrix[{pair one, l'bl}] )
? (
'0) 1
((pr.double op && pr.uses_one_source) ? (
destmatrix[{pairzero, l'bO)] I
dest_matrix[{pair_zero, 1'bl}]) : '0)
((pr.single_op && pr.usestwo sources)
destmatrix[pr.srczero]
destmatrix[pr.src_one]) '0)
((pr.single_op && pr.uses one source)





(16) destinationDepend (DecodedInstruction pr, int a);
pair dest = pr.destination[3:0];
((pr.double_op && pr.hasdestination) ?
dest_matrix[{pair_dest, 1'bO}] I
dest_matrix[{pair_dest, l'bl}]): '0)
((pr.single op && pr.has destination) ?
dest matrix[pr.destination]) '0));
endfunction
function Bit# (16) conditionDepend (DecodedInstruction pr, int a);
return
((pr.tests_cond ? cond set : '0)
(pr.sets cond ? cond test : '0));
endfunction
// Method Declarations
method Action reset ();
let z16 = 16'b00000000000000;
Vector# (32, Bit# (16)) z32x16 = replicate
Vector# (16, Bit# (16)) z16x16 = replicate
source matrix <= z32x16;
dest matrix <= z32x16;
depend matrix <= z16x16;
cond test <= z16;
cond set <= z16;
(z16);
(z16);
alloc vector <= '0;
? (
(
current base <= '0;
endmethod
method Bool freeInstrId ();
Bit# (4) free = '0;
case (current base)
0: free = alloc vector [3:0];
1: free = alloc vector [7:4];
2: free = alloc vector [11:8];
3: free = allocvector [15:12];
endcase
return (free == '0);
endmethod
method ActionValue# (Bit# (2)) allocate (Bit# (4) valid);
Bit# (4) free = '0;
case (current base)
0: free = alloc vector [3:0];
1: free = alloc vector [7:4];
2: free = alloc vector [11:8];
3: free = allocvector [15:12];
endcase
if (free == '0) begin
Bit#(3) new base = zeroExtend(currentbase) + 1;
case (current base)
0: alloc vector [3:0] <= valid;
1: alloc vector [7:4] <= valid;
2: alloc vector [11:8] <= valid;
3: alloc vector [15:12] <= valid;
endcase




// Method to record Dependences of the current Instruction Quartet
method Action analyze (Bit# (4) valid, Vector# (4, DecodedInstruction) quartet);
Bit# (16) ct = cond test;
Bit# (16) cs = cond set;
Vector#(32, Bit#(16)) dm = destmatrix;
Vector#(32, Bit#(16)) sm = source matrix;
// get pair dependence matrix
let quartetdepend = analyzePairs (valid, quartet);
// Construct dependence vector for each Instruction of the
// Quartet and update the Dependence Matrix
for (int p = 0; p < 4; p = p + 1) begin
let pr = quartet [p];
int q = 0;
case (current base)
0: q = 0 + p;
1: q = 4 + p;
2: q = 8 + p;
3: q = 12 + p;
endcase
Bit# (16) qd = 16'b0;
let z4 = 4'b0;
case (current base)
0: qd = {quartet_depend[p],z4,z4,z4};
1: qd = {z4,quartetdepend[p],z4,z4};
2: qd = {z4,z4,quartet_depend[p],z4};
3: qd = {z4,z4,z4,quartet_depend[p]};
endcase
dm[q] = (qdI sourceDepend (pr, p)
destinationDepend(pr, p) conditionDepend (pr, p));
// Control Depend????
end
// Update Source, Destination, Condition, and Control
// Registers
// Consider each Quartet position
Bit# (4) iid = {current_base, 2'b00);
for ( int q = 0; q < 4; q = q + 1 ) begin
if (valid[q] == '1) begin
let pr = quartet[q];
Bit# (4) pair_zero = pr.src zero[3:0];
Bit# (4) pair one = pr.srcone[3:0];
Bit# (4) pair dest = pr.destination[3:0] ;
// Mark Sources
if (pr.doubleop && pr.uses two_sources) begin
sm [{pair_zero, l'bO}] [iid] = l'bl;
sm [{pair_zero, l'bl}] [iid] = l'bl;
sm [{pair_one, l'bO}] [iid] = l'bl;
sm [{pair_one, 1'bl}] [iid] = l'bl;
end
if (pr.singleop && pr.uses two sources) begin
sm [pr.src_zero] [iid] = l'bl;







l'bO}] [iid] = i'bl;
'bl})] [iid] = l'bl;
if (pr.single op && pr.uses_one_source)










l'bO}] [iid] = l'bl;
l'bl}] [iid] = 1'bl;
if (pr.single_op && pr.has_destination)










iid = iid + 4'b0001;
end // for over Quartet Position
source matrix <= sm;
dest matrix <= dm;
cond set <= cs;
cond test <= ct;
endmethod: analyze
// Method used by the Coordinator to access dependence
method Bit# (16) getDependence ();
Bit# (16) result = '0;
for (int i = 0; i < 16; i = i + 1) begin
Bool depend = False;
for (int j = 0; j < 16; j = j + 1)
depend = depend (dependmatrix [i] [j] == l'bl);




// Method used by the Coordinator to release Instruction Identifier
method Action releaseIdentifier (Bit# (4) iid);
Vector#(32, Bit#(16)) dm = dest matrix;
Vector#(32, Bit#(16)) sm = source matrix;
// Allocation Vector
alloc vector [iid] <= '0;
// Dependence Matrix
Bit# (16) result = '0;
for (int i = 0; i < 16; i = i + 1)
dm [i] [iid] = '0;
depend_matrix [iid] <= '0;
// Source and Destination Matrices
for (int r = 0; r < 32; r = r + 1) begin
sm [r] [iid] = '0;
dm [r] [iid] = '0;
end
// Condition Code and Control
cond test[iid] <= '0;
condset[iid] <= '0;
// Conrol Dependence????
source matrix <= sm;
dest matrix <= dm;
endmethod
// Scoreboard Methods
method Action setReadPending (Bit# (5) dest);
read_pending <= read_pending I decodeFive (dest);
endmethod
method Action setWritePending (Bit# (5) dest);
write_pending <= writepending decodeFive (dest);
endmethod
method Bit# (32) getReadPending ();
return read_pending;
endmethod
method Bit# (32) getWritePending ();
return writepending;
endmethod
method Action clearReadPending (Bit# (5) dest);
read_pending <= read_pending & -decodeFive (dest);
endmethod
method Action clearWritePending (Bit# (5) dest);






// The Coordinator for the Fresh Breeze Multithread Processor
// Author: Jack Dennis
// Date: 24 May 2008
// 26apr08: compiled showing "internal error"
// Transcription of Verilog to Bluespec
// 04jun08: Using new understanding of modules
// 08jun08: Compiled without error
package Coordinator;
import Vector :: *;












Bit# (5) source for a;
Bit# (5) source for b;










} BypassInfo deriving (Bits, Eq);
typedef struct { M
Bool match a same; Bool match a other;c
Bool match a same; Bool match a other;






} BypassSelect deriving (Bits, Eq);
typedef struct (
Bool two source;
Bool one 0 a;
Bool one 0 b;
Bool one 1 b;
Bool no source;




Bool fu arb direct;
BypassSelect bypass propose;





















} FuncUnitAvail deriving (Bits, Eq);
typedef struct (
Bit# (8) port a;
Bit# (8) portb;









Bool one 0 a;
Bool one 1 b;
Bool one 0 b;
Bool zero;
) GrantSignals deriving (Bits, Eq);
typedef struct (
Bit# (4) sO a ift;
Bit# (4) sO a rht;
Bit# (4) sO b Ift;
Bit# (4) sO b rht;
Bit# (4) sl b Ift;
Bit# (4) si b rht;
} GrantReadDirect deriving (Bits, Eq);
typedef struct {
Bit# (4) sO a Ift; un
Bit# (4) sO a rht;
Bit# (4) si b ift;
Bit# (4) si b rht;
) GrantReadDelayed deriving (Bits, Eq);
typedef struct {
Bit# (4) a Ift ift;
Bit# (4) a rht rht;
Bit# (4) a Ift rht;
Bit# (4) b Ift ift;
Bit# (4) b rht rht;
Bit# (4) b Ift rht;
) GrantData deriving (Bits, Eq);
typedef struct {
Bit# (8) sO a ift;
Bit# (8) sO a rht;
Bit# (8) sO b Ift;
Bit# (8) sO b rht;
Bit# (8) sl b Ift;
Bit# (8) sl b rht;
} SectionReadDirect deriving (Bits, Eq);
typedef Vector# (4, SectionReadDirect) SelectReadDirect;
typedef struct {
Bit# (4) sO a ift;
Bit# (4) sO a rht;
Bit# (4) si b Ift;
Bit# (4) s1 b rht;
} SectionReadDelayed deriving (Bits, Eq);
typedef Vector# (4, SectionReadDelayed) SelectReadDelayed;
typedef Vector# (4, GrantData) SelectData;
typedef struct {
WindowPosition position;
Vector# (4, Bit# (16)) dependence;
Vector# (4, Bit# (32)) write pending;
BypassInfo bypass_same_0;
BypassInfo bypass other 0;
BypassInfo bypass_same 1;
BypassInfo bypass_other 1;
FuncUnitAvail fu avail in;
RegFileAvail rf avail in;








BypassSelect bypass select 0;
BypassSelect bypass_select 1;
FuncUnitAvail fu avail out;
RegFileAvail rf avail out;
} StageOutput deriving (Bits, Eq);
typedef struct {
Vector# (8, WindowPosition) instr window;
Vector# (4, Bit# (16)) dependence;
Vector# (4, Bit# (32)) write_pending;
Vector# (4, BypassInfo) bypass info 0;
Vector# (4, BypassInfo) bypass info 1;
) CoordInput deriving (Bits, Eq);
typedef struct (
Bit# (8) issued;
Bit# (4) load instr 0 advance;
Bit# (4) load instr 1 advance;
Bit# (4) load instr 0 delayed;
Bit# (4) load instr 1_delayed;
SelectReadDirect select read direct;
SelectReadDelayed select read_delayed;
SelectData select data current;
SelectData select data advance;
Vector# (4, BypassSelect) bypass select 0;
Vector# (4, BypassSelect) bypass_select 1;} CoordOutput deriving (Bits, Eq);
N-
// The Coordinator Module
interface Coordinator;
method ActionValue# (CoordOutput) operate (CoordInput inp);
endinterface: Coordinator
module mkCoordinator (Coordinator);
// Resource Available Registers
Reg# (Bit# (4)) fuavail <- mkReg ('1);
Reg# (PortPair) rf avail <- mkReg
PortPair {
port a: '0,
port_b: '0 } );
let init_grant_read = SectionReadDelayed (
sO a ift: '0,
sO a rht: '0,
sl b Ift: '0,
sl b rht: '0 };
let init_grant_data = GrantData (
a Ift Ift: '0,
a rht rht: '0,
a Ift rht: '0,
b Ift ift: '0,
b rht rht: '0,
b_ift_rht: '0 };
SelectReadDelayed init_sel_read delayed = replicate (init_grant_read);
// Delay Registers for Delayed Read and Operand Enable
Reg# (SelectReadDelayed) delay_read_delayed <-
mkReg (initselread delayed);
Reg# (SelectData) delay data current <- mkReg (
replicate (init grant_data));
Reg# (SelectData) delay data_advance <- mkReg (
replicate (init grant_data));
Vector# (8, CoordStage) stage <- replicateM(mkCoordinationStage());
method ActionValue# (CoordOutput) operate (CoordInput inp);
SelectReadDelayed drd = unpack(0);
SelectData ddc = unpack(0);
SelectData dda = unpack(0);
Bit# (4) fua = 0;
PortPair rfa = unpack(0);
FuncUnitAvail fu avail in;
RegFileAvail rf avail in;
// The Bit-Vectors of Issued Signals for each Window Position
Bit# (8) issued direct vector = 0;
Bit# (8) issued_delayed vector = 0;
// Load Signals for Instruction registers
Bit# (4) load instr 0 advance = '0;
Bit# (4) load instr 1 advance = '0;
Bit# (4) load instr_0 delayed = '0;
Bit# (4) load instr 1 delayed = '0;
// Variables for accumulating the Operand Bypass Selection Signals
Vector# (8, BypassSelect) bypass result_0 = replicate ( unpack(0)
Vector# (8, BypassSelect) bypass result_l1 = replicate ( unpack(0) );
Vector# (4, BypassSelect) bypass enable_0 = replicate ( unpack(0) );
Vector# (4, BypassSelect) bypass enable 1 = replicate ( unpack(0)
// Variables for accumulating the Read Direct signals
SelectReadDirect selectread_direct = unpack(0);
// Variables for holding the input data for the Delay Registers
Vector# (8, GrantReadDirect) result read direct = replicate ( unpack(0) ) ;
Vector# (8, GrantReadDelayed) result_read_delayed = replicate( unpack(0) );
Vector# (8, GrantData) result data current = replicate( unpack(0) );
Vector# (8, GrantData) result data advance = replicate( unpack(0) );
// Set initial Register File Avaiable Signals
rfavail in = RegFileAvail {
direct: rf avail,
delayed: PortPair (
port a: '1, port_b: '1 ) );
// Operate stages 0 through 7 in succession and record the results
for ( int p = 0; p < 8; p = p + 1 ) begin
let fu = p / 2;
let same fu = fu;
let otherfu = (fu % 2 == 0) ? fu + 1 : fu - 1;
// Initialize FU available signal for an even stage
if (p % 2 == 0) fuavail in =
FuncUnitAvail { direct: (fuavail [fu] == '1), delayed: True );
// Construct Stage Input




bypass_same_0: inp.bypassinfo 0 [samefu],
bypass_other_0: inp.bypass info_0 [other_fu],
bypass_same_l1: inp.bypass_info_l [same_ful,
bypass_other_l1: inp.bypass_info_l1 [other_ful,
fu avail in: fu avail in,
rf avail in: rfavail in );
// Operate State
let stage out <- stage [p].operate (stagein);
// Set Register File Available for next stage
rf_avail in = stageout.rf_avail_out;
// Set FU available signals if next stage is odd.
if (p % 2 == 0) fu availin = stage out.fuavail out;
// Update the FU available Register
if (p % 2 != 0)
fua [fu] = stage out.fuavailout.delayed ? '1 : '0;
// Update the Register File Available register
rfa = stage out.rf_avail_out.delayed;
// Enter Signals in Issued and Selection result vectors
issued_direct_vector [p] = stage_out.issued_direct ? '1 : '0;
issued_delayed_vector [p] = stage_out.issued_delayed ? '1 : '0;
bypass result_0 [p] = stage_out.bypass_select_0;
bypass result_ 1 [p] = stage out.bypass_select_1;
result_read_direct [p] = stage_out.grant_read_direct;
result_read_delayed [p] = stageout.grantread delayed;
result_data_current [p] = stage_out.grant_data_current;
resultdataadvance [p] = stage out.grant_dataadvance;
end // End of iteration over Coordination Stages
// Organize the Output Signals
// Form rearranged array of Read Direct Output Select Signals
for ( int p = 0; p < 8; p = p + 1 )
for ( int s = 0; s < 4; s = s + 1 ) begin
selectreaddirect [s] .sO_aft[p] =
result read direct[p].sO a Ift [s];
select read direct [s].sO a rht[p] =
result read direct[p].sO a rht [s];
select read direct [s].sO b Ift[p] =
result read direct[p] .sO_bift [s];
select read direct [s].sO b rht[p] =
result readdirect[p].sO_b rht [s];
select read direct [s] .sl blft[p] =
result read direct[p].sl b Ift [s];
select read direct [s].sl b rht[p] =
result read direct[p].sl b rht [s];
end
// Form input data for Delay Registers for Delayed Read
// and Operand Enable.
for ( int f = 0; f < 4; f = f + 1 ) begin
let p = 2 * f; // window position
// Load Signals for Instruction Registers
load instr 0 advance[f] = issued direct vector[p];
load instr 1 advance[f] = issued direct vector[p+l];
load instr 0 delayed[f] = issued delayed vector[p];
load_instr 1 delayed[f] = issued_delayed_vector[p+l];
// The Read Delayed Select Signals
for ( int s = 0; s < 4; s = s + 1 ) begin
drd [s].so a Ift[f] = resultread delayed [p].sO a lft[s]
result readdelayed [p+l] .sO a lft[s] ;
drd [s].sO a rht[f] = resultread delayed [p].sO a rht[s]
result read delayed [p+1] . sO a_rht[s];
drd [s] .sl b Ift[f] = result_readdelayed [p] .sl b Ift[s]
resultread delayed [p+l].sl b Ift[s];
drd [s].sl b rht[f] = resultreaddelayed [p].sl b rht[s]
result read delayed [p+l] .slb_rht [s];
end
// The Data Current Operand Select signals
ddc[f].a Ift _ft = resultdatacurrent [p].alft lft
result data current[p+l].alft lft;
ddc[f].a iftrht = result_data_current [p] .alft_rht
resultdatacurrent[p+l] .a_lft_rht;
ddc[f] i.a rht rht = result data current [p] .a rht rht
result data current[p+l].a rhtrht;
ddc[f].b Ift ift = result datacurrent[p] .b Ift Ift
result data current[p+l] .bft_ift;
ddc[f].b Ift rht = resultdata current [p].blft rht
result data current[p+l] .b ift rht;
ddc[f].b rht rht = resultdatacurrent[p].b rht rht
result_data_current [p+l] .b_rht_rht;
// The Data Advance Operand Select signals
dda[f].a ift ift = result data advance[p].a Ift ift
result data advance[p+l] .alft_lft;
dda[f].a rht rht = result data advance[p].a rht rht
result data advance[p+l] .arht_rht;
dda[f].a Ift rht = result data advance[p].alft rht
result data advance[p+l] .alft_rht;
dda[f].b Ift ift = resultdata advance [p] .blftlft
resultdata advance[p+l] .b_lft_lft;
dda[f] .b rht rht = result dataadvance[p].b rht rht
result_data_advance [p+11 .b_rht_rht;
dda[f].b Ift rht = result data advance[p].b lft rht
resultdata advance[p+l].b lft_rht;
// Enter Bypass Enable Signals in output vector
bypassenable_0 [f].a_same = bypass result_0 [p] .a_same
bypass_result 0[p+l] .a same;
bypassenable_0 [f].a_other = bypass_result_0[p] .aother
bypass result_0[p+1] .a other;
bypass enable 0 [f].b same = bypass result_0 [p] .b_same
bypass_result 0 [p+l] .b same;
bypass_enable_0 [f].b_other = bypass result_0 [p] .b_other
bypass_result_0 [p+l] .b_other;
bypass enable_l1 [f].a_same = bypass result_l[p .a_same
bypass result_l[p+l] .a_same;
bypass enable_l1 [f].a_other = bypass result_l[p] .a_other
bypass_result_l [p+1] .a_other;
bypassenable_l [f] .b_same = bypass_result_l[p] .b_same
bypass_result_l[p+l] .b_same;
bypass enable 1 [f].b_other = bypass result_l[p] .b other
bypass_result_l[p+l].b_other;
end
delay readdelayed <= drd;
delay_data_current <= ddc;
delay_data_advance <= dda;
fu avail <= fua;
rf avail <= rfa;
// Build and return the Output Struct
return CoordOutput {
issued: issued direct vector I issued delayed vector,
load instr 0 advance: load instr 0 advance,
load instr 1 advance: load instr 1 advance,
load instr_0_delayed: load instr 0 delayed,
load_instr 1_delayed: loadinstr 1 delayed,








// The Coordinator Stage
interface CoordStage;
method ActionValue# (StageOutput) operate (StageInput inp);
endinterface: CoordStage
(* synthesize , options = "-scheduler-effort 0" *)
module mkCoordinationStage (CoordStage);








// Register Deslaration for One Cycle delay of Operand Load
// for the Delayed Read
Reg# (GrantData) grant data_delayed <- mkReg ( GrantData (
a ift lft: '0,
a rht rht: '0,
a ift rht: '0,
b Ift ift: '0,
b rht rht: '0,
blftrht: '0 } );
method ActionValue# (StageOutput) operate (StageInput inp);
// Functions Calls to the Coordinator Stage Components
// Check Instruction for Dependence
let depend = checkDependence (
inp.dependence, inp.position.activity, inp.position.iid );
// Decode Properties and Source fields from Instruction
let properties = instructionProperties (
inp.position.valid, inp.position.instruction, depend );




source for a: .source for a,
source_for_b: .source_forb } = properties;
// Check for possible Bypass Operands
let bypass match _0 = bypassCheck (
inp.bypasssame_0, inp.bypassother_0,
inp.position.activity, double, single,
source for a, source for b );
let bypass match_l1 = bypassCheck
inp.bypasssame_1, inp.bypass_other_1,
inp.position.activity, double, single,
source for a, source for b );
// Check for Pending Register File Writes
let pending_out = writePendingCheck (
inp.write_pending,
inp.position.activity, double, single,
source for a, source for b );
// Form Arbitration Request considering Successful Bypass Matches
match tagged BypassArbOut (
arb req: .arb_req,
match all: .match all,
fu arb direct: .fu arb direct,




bypass arb req );
// Check that needed Register File Operands are Available vn
let operand avail = checkOperandAvailable (
pending out, double, single,
source for a, sourceforb,
inp.rf avail in );
let fu_arb = FuncUnitAvail (
direct: fu arb direct,
delayed: inp.fuavail_in.delayed );
// Set Grant signals for successful Arbitration
match tagged ArbitrateOut (
grant: .grant_sigs,
direct out: .fu avail direct out,
delayed_out: .fu_avail delayed_out } =
arbitrate (fu arb, arb req, operand avail );
let bypass select_ 0 = bypassConfirm (
bypass match_0,
grant_sigs, match all, bypasspropose);
let bypass select 1 = bypassConfirm
bypass match_1,
grant sigs, match_all, bypass_propose);
// Define select signals in terms of grant signals
// and properties
let sec a = decodeTwo (source for a [4:3]);
let sec b = decodeTwo (source for b [4:3]);
let side a = source for a [0];
let side b = source for b [0];
let port a left =
(double i (single && side a == '0));
let port a right =
(double 1 (single && side_a == '1));
let port b left =
(double 1 (single && sideb == '0));
let port b right =
(double 1 (single && sideb == '1));
let port a Ift lft = double;
let port a rht rht =
(double 1 (single && side_a == '1));
let port a Ift rht =
(single && side a == '0);
let port b Iftlft = double;
let port b rht rht =
(double I (single && side b == '1));
let port b Ift rht =
(single && side b == '0);
let grant read_direct = GrantReadDirect {
sO a lft: ((grant_sigs.direct I grant_sigs.dir del
grantsigs.one_ 0a) && port a_left) ? sec_a : '0,
sO a rht: ((grant_sigs.direct II grant_sigs.dir_del 11
grant sigs.one 0 a) && port a right) ? sec a : '0,
sO b Ift: (grantsigs.one _0_ b && port b left) ? sec_b : '0,
sO b rht: (grant sigs.one_0 b && port b right) ? sec_b : '0,
sl b ift: ((grantsigs.direct I grant sigs.del_dir 11
grant sigs.one 1 b) && port_b_left) ? secb : '0,
sl b rht: ((grantsigs.direct I grant_sigs.del dir 11
grant_sigs.one_ 1_b) && port bright) ? sec_b : '0 };
let grant read_delayed = GrantReadDelayed {
sO a lft: (grant_sigs.del_dir && port_a_left) ? sec_a : '0,
sO a rht: (grantsigs.del_dir && porta right) ? sec_a : '0,
sl b Ift: (grant sigs.dir del && port b left) ? sec b : '0,
sl b rht: (grant_sigs.dir_del && port_b_right) ? sec b : '0 };
// Grant signals for loading the Operand Registers
let grant data_cur_dir = GrantData {
a_lft_lft: ((grant_sigs.direct jIgrant_sigs.dir_del)
port a lft lft) ? sec a : '0,
a_rht_rht: ((grant_sigs.direct I grant_sigs.dir_del)
port_a_rht rht) ? sec a : '0,
a Ift_rht: ((grantsigs.direct I grant sigs.dir_del)
port a lft rht) ? sec a : '0,
b_lft_lft: ((grantsigs.direct I grant sigs.del_dir)
portb Ift Ift) ? secb : '0,
b rhtrht: ((grant sigs.direct I grant sigs.del_dir)
port b rht_rht) ? secb : '0,
b Iftrht: ((grant sigs.direct Igrant_sigs.del_dir)
port_blft_rht) ? secb : 0 };
let grant data cur_del = GrantData
a_lft_lft: (grant sigs.del_dir
a rht_rht: (grant sigs.del_dir
a _ftrht: (grant sigs.del_dir
blft_lft: (grant sigs.dir_del
b rht_rht: (grant sigs.dir_del
b_lft_rht: (grant_sigs.dir_del
let grant dataadvance = GrantData
a_lft_lft: (grantsigs.dir_del
arht_rht: (grantsigs.dir_del
a _ft_rht: (grant sigs.dir_del
b_lft_lft: (grantsigs.del_dir
b_rht_rht: (grantsigs.del_dir
b Iftrht: (grant sigs.del dir
{
&& port_a_lftlft)
&& port a rht rht)
&& port_a_lft_rht)
&& port b_ ft lft)
&& port_b_rht rht)
&& port_b lft rht)
{
&& port a Ift lft)
&& port a rhtrht)
&& port_a_lft rht)
&& port_blftlft)




















































































































































































































































































































































































































































































































































































































































































































































































































































































































































// Update the Grant Data Delayed Register
grant_data_delayed <= grant_data_cur_del;
return StageOutput {
issued direct: instruct issued direct,
issueddelayed: instructissued delayed,






fu avail out: fu avail out,
rf availout: rf availout );
endmethod: operate
endmodule
// Functions Declarations for the Coordinator Components
function Bool checkDependence (
Vector# (4, Bit# (16)) dep_dependence,
Bit# (2) activity,
Bit# (4) iid );
checkDependence = (dep dependence [activity] [iid] == '1);
endfunction




let active = valid && !depend;
instructionProperties = Properties (
single: active && instr.single_op,
double: active && instr.double op,
arb_req: BypassArbRequest {
no source: active && instr.uses no source,
onea: active && instr.operand b immediate,
one_b: active && instr.operand_a_immediate,
two_source: active && instr.uses two sources },
source for a: instr.src zero,
source forb: instr.operand a immediate ?
instr.srczero : instr.src_one };
endfunction












(fu_bypass.act == activity) &&
(fu bypass.pair == source[4:11) && (
double && fu_bypass.left && fu_bypass.right I
single && fu_bypass.left && (source[O] == '0)
single && fu bypass.right && (source[O] == '1) );
endfunction
bypassCheck = BypassMatch (
match a same:
bypassCompare (fu bypass_same, source a ),
match b same:
bypassCompare (fu bypass same, sourceb ),
match a other:
bypassCompare (fu bypass_other, sourcea ),
match b other:
bypassCompare (fu_bypass_other, source_b ) };
endfunction // BypassCheck
function PendingOut writePendingCheck (





Bit#(5) source b );
let pair a = sourcea [4:1];
let pair b = source_b [4:1];









[activity] [{pair_a, l'bO}] ==
, pair_a, l'bl}] == '1) I
[activity] [sourcea] == '1),
[activity] [{pair_b, l'bO}]
[{pair_b, l'bl}] == '1) I
[activity] [source_b] == '1) };
endfunction // writePendingCheck
function BypassArbOut bypassArbitrate (
Bool fu avail direct,
BypassMatch bypass match 0,
BypassMatch bypass match 1,
BypassArbRequest request );
let sO match =
bypass_match_0.match_a_same bypass_match O.match a other
bypassmatchl.match a same bypass matchl 1.match a other;
let sl match =
bypass_match_0.match b same bypass matchO.match b other
bypass_match_l.matchb same bypass matchl 1.match b other;
let match 0 and 1 for two =
fu_avail_direct && request.two_source &&
sO match && sl match;
'1)
'1)
let match 0 for a of two =
fuavail direct && request.two source &&
sO match && !sl match;
let match 1 for b of two =
fu avail direct && request.two source &&
!sO match && sl match;
let match 0 for a of one =
fu_avail_direct && request.one_a &&
sO match;
let match 0 for b of one
fu avail direct && request.oneb &&
sO match;
let no match two =
fu avail direct && request.two source &&
!sO match && !sl match;
let no match one a =
fu avail direct && request.one a &&
!sO match;
let no match one b =
fu avail direct && request.one b &&
!sO match;
let match all =
match 0 and 1 for two
match 0 for a of one
match 0 for b of one;
bypassArbitrate = BypassArbOut (
arb_req: ArbRequest {
twosource: nomatchtwo,
one 0 a: match 1 for b oftwo no match one a,
one 0 b: no matchoneb,
one 1 b: match 0 fora oftwo,
no source:
request.no source I
match 0 and 1 fortwo
match 0 for a ofone
match 0_for b of_one ),
match all: match all,
fu arb direct:
fu avail direct && !(
request.nosource
match 0 and 1 fortwo
match 0 for a ofone
match 0 for b of one ),
bypass_propose: BypassSelect {
a same:
match 0 and 1 fortwo
match 0 for a of two,
a other:
match 0 and 1 for two
match 0 for a of two,
b same:
match 0 and 1 for two
match 1 for b of two,
b other:
match 0 and 1 fortwo
match_ 1for b oftwo }
};
endfunction // bypassArbitrate




Bit#(5) source for a,
Bit#(5) source for b,





opAvail = !pending && (
(single && port_avail [{source [4:3], source [01}] == '1)
(double &&
(port_avail [{source [4:3], l'b0})] == '1) &&
(port_avail [{source [4:3], 1'bl}] == '1) ) );
endfunction
checkOperandAvailable = OperandAvail {
a direct: opAvail (
pend.a pending, sourcefora,
b direct: opAvail (
pend.b_pending, source_forb,
a delayed: opAvail (
pend.a_pending, source_for_a,
bdelayed: opAvail (










let grant_direct = fu_arb.direct && arb req.two_source &&
op_avail.a_direct && op_avail.b_direct;
let grant_dir_del = fu_arb.delayed && arb req.two_source &&
op_avail.a_direct && op_avail.b_delayed && !op_avail.b direct;
let grant_del_dir = fu_arb.delayed && arb req.twosource &&
op_avail.a_delayed && op_avail.b_direct && !op_avail.a direct;
let grant one 0 a = fu arb.direct &&
arb_req.one 0 a && op_avail.a_direct;
let grantone 1 b = fu arb.direct &&
arb_req.one 1 b && op avail.b_direct;
let grant one 0_b = fu_arb.direct &&
arb_req.one_0_b && op_avail.b direct;
let grantzero = fuarb.direct && arb_req.no_source;
arbitrate = ArbitrateOut (
grant: GrantSignals {
direct: grant_direct,
dirdel: grant dir del,
del_dir: grantdeldir,
one 0 a: grantone 0 a,
one 1 b: grantone_1 b,
one 0 b: grantone_0_b,
zero: grant_zero },
directout: fuarb.direct && !(
grant direct
grantone 0 a 11 grantone 1 b grant one 0 b
grant zero),
delayed out: fu arb.delayed && !(








a_same: bypass_match.match a same && propose.asame && (
match_all j grant.one 0 a),
a other: bypass_match.match_a other && propose.a other && (
match_all j grant.one 0 a),
b_same: bypass_match.match b same && propose.b_same &&
match_all grant.one 1 b),
b_other: bypass_match.match b_other && propose.b other && (
match all I grant.one 1 b) };
endfunction: bypassConfirm




Bit#(5) source for a,
Bit#(5) source for b,
RegFileAvail rf avail );
function Bit# (8) update
Bit# (8) bank in,
Bool grant,
Bit# (5) source );
let section = source [4:3];
let side = source [0];
Bit# (8) result = 0;
for (int b = 0; b < 8; b = b + 1)
result [b] = (
double && grant && (section == 3)
single && grant && (section == 3) && (side == '1)) ?
'0 : bank in [b];
update = result;
endfunction: update
let out a direct = update
rf_avail.direct.port_a,
grant sigs.direct I grant_sigs.dir del
grant sigs.one_0_a,
source for a );
let out b direct = update (
rf_avail.direct.port b,
grant_sigs.direct 1 grant_sigs.del_dir
grant_sigs.one_ 0 bj grantsigs.one 1_b,
source for b );
let out a delayed = update (
rfavail.delayed.port a,
grant sigs.del dir,
source for a );
let out b delayed = update (
rfavail.delayed.port b,
grantsigs.dir_del,
source for b );
updateRegFileBankAvail = RegFileAvail (
direct: PortPair {port_a: out a direct, port_b: out b direct),





// Instructions and Opcodes for the Fresh Breeze MultiThread Processor
// Author: Jack Dennis
// Date: 07 July 2008
// 18 July 2008: Completed and Compiled




// Classes of Instructions
// 1. Two-operand arithmetic-logic instructions
// (including MOVE, MULT, DIV, REM) with variants.
// (All number types: int, long, float, double)
// Shift instructions (int and long)
// 2. Single-operand instructions: Load Immediate
// (always immediate; always has destination)
// (LOAD IMM: int/float, single/double)
// 3. Conversions 12
// 4. Predicated Move instructions
// ten compare test choices;
// two variant bits: result/condition/res & cond;
// normal/immed-right-float/immed-right/int; single/double;
// 5. Branches
// ten test choices:
// 6. Miscelaneous: JUMP, QUIT, BREAK, RESUME
// 7. Memory
// CREATE, STORE, LOAD (with special parameters)
// no use of condition code.
// [Special addressing support and indexedvariants
// yet to come
// 8. Function Call (and Spawn?)
// 9. Thread Coordination
// Futures: Create, Write, Read
// Guard: Create, Swap
// Spawn and Join with variants
// Instruction Variants//----------
// Arith/logic two-operand instuctions
// a. Normal store result
// b. Test set conditon code
// c. Immediate A use immediate value for A operand
// d. Immediate B use immediate value for B operand
// Combinations: result handling: a, b, a&b (three posibilities
// operand selction: c, d, neither (three possibilities)
// (Each of the nine combinations is a reasonable choice.)
// Can be coded in four bits. Let us use:
// 10?? Immediate A
// 01?? Immediate B
// 11?? No Immediate
// ??01 Condition, No Result
// ??10 Result, No Condition
// ??11 Condition and Result
// Coding of Instruction Classes//--------------
// Class 1: lxxxxxllrc
// opcode 5 bits
// variant 4 bits: 11 literal choices
// r yields result
// c sets condition
// // All instructions with two operands
// Class 2: 00001000df
// Load Register Immediate:
// choices of Float/Int(f); Double/Single(d)
// Class 3: 000000xxxx
// Arithmetic Conversion Instructions 12 codes
// Class 4: 01ttttlldf
// Predicated Move Instructions
// options: Double/Single(d); Float/Integer(f)
// options: Ten condition options (t)
// Literal choices(ll):
// literal for operand A (10)
// literal for operand B (01)
// Operands A and B from Register File (11)
// Class 5: 000011tttt
// Branch Instructions: Ten condition options (tttt)
// Class 6: 00001000xx [no variants]
// Jump and Break Instructions
// Instruction Decoding
// Instruction Format
// Bit 31-22: opcode
// Bit 21-17: Source Zero
// Bit 16-12: Source One
// Bit 4-0: Destination
// Bit 21-0: Literal Value:
// Bit 21-5: Lit for Load immediate
// Bit 16-5: Lit for Two-op with dest
// Bit 16-0: Lit for Two-op without dest
// Type Definitions
typedef Bit# (32) Instruction;
typedef Bit# (5) RegFileAddress;








Bool uses no source;
Bool uses one source;
Bool uses two sources;
Bool operand a immediate;








Bool fu float add;
Bool fu float mult;
Bit# (10) opcode;
Bit# (5) src zero;
Bit# (5) src one;
Bit# (5) destination;
Bit# (23) literal value;
) DecodedInstruction deriving (Bits, Eq);
// Class 1: Two-Operand Arithmetic/Logic Instructions 32 codes
// Five-bit Code
typedef enum {
IAdd, ISub, IAnd , IOr, IXor,









) IntArithLogicOp deriving (Bits, Eq);
// Class 2: Load Register Immediate instructions
// Choices of Float/Int(f); Double/Single(d)
typedef enum {
LoadImm
) LoadImmed deriving (Bits, Eq);
// Class 3: Conversion Instructions 12 codes
// Four-bit Code
typedef enum {
CnvItoL = 1, CnvItoF, CnvItoD,
CnvLtoI = 4, CnvLtoF = 6, CnvLtoD,
CnvFtoI = 8, CnvFtoL, CnvFtoD = 11,
CnvDtoI = 12, CnvDtoL, CnvDtoF
) ConvertOp deriving (Bits, Eq);
// Class 4: // Predicated Move Instructions
// Options:
- Literal operand
- Doulble word or single
// - Float/Fixed (for literal operand)
// - Ten test conditions (See Branch instructions)
// Class 5: // Branch Instructions: options:
// Ten test options
typedef enum (
BrCmpPos, BrCmpNeg, BrCmpEq, BrCmpNeq, BrCmpGr, BrCmpLsEq,
BrOv, BrNotOv, BrDv, BrNotDv
} BranchOp deriving (Bits, Eq);





} BreakOp deriving (Bits, Eq);
// Other Instructions -- yet to be specified:
// typedef enum {
// Call, Spawn, Return,
// ReadJoin, // Variants according to type of data
// SetJoin, // Variants according to type of data
// FutCreate, FutWrite, FutRead,
// GuardCreate, GuardSwap
// } ControlOp deriving (Bits, Eq);
// Note: A guard holding a simple value would provide conventional
// shared memory -- atomic read and write
// Function Definitions
// Instruction Field Access
function Opcode getOpcode (Instruction ins);
return ins [31:22];
endfunction
function RegFileAddress getSourceZero (Instruction ins);
return ins [22:18];
endfunction
function RegFileAddress getSourceOne (Instruction ins);
return ins [17:13];
endfunction
function RegFileAddress getDestination (Instruction ins);
return ins [4:0];
endfunction
function DecodedInstruction makeDecodedInstruction (Instruction ins);
Opcode opcode = ins[31:22];
IntArithLogicOp arith_op = unpack(opcode [8:4]);
ConvertOp convert_op = unpack(opcode [3:0]);
BranchOp branch_op = unpack(opcode [3:0]);
BreakOp break_op = unpack(opcode [1:0]);






uses no source: False,
uses one source: False,
uses two sources: False,
operand aimmediate: False,








fu float add: False,





literal value: '0 );
// Instruction Fields
decins.opcode = opcode;
dec ins.src zero = ins [21:17];
dec ins.src one = ins [16:12];




if (opcode[91 == 1)
dec ins.illegal = False;
// Load Immediate
else if (opcode[9:2] == 8'b00000101)
dec ins.illegal = False;
// Conversion





CnvDtoI, CnvDtoL, CnvDtoF: dec ins.illegal = False;
default: dec ins.double res = True;
endcase
// Move Instructions
else if (opcode[9:81 == 2'b01)
dec ins.illegal = False;
// Branch Instructions
else if (opcode[9:4] == 6'b000011)
dec ins.illegal = False;
// Jump/Break Instructions
else if (opcode[9:2] == 8'b00001000)
dec ins.illegal = False;
else
dec ins.illegal = True;
// Single Word Operands
// Two-Op Arithmetic
if (opcode[91 == 1)
case (arithop)




FMult, FDiv, FRem: dec_ins.singleop = True;
default: dec ins.single op = False;
endcase
// Load Immediate
else if (opcode[9:l] == 9'b000001010)
dec_ins.single_op = True;
// Conversion
else if (opcode[9:4] == 0)
case (convert_op)
CnvItoL, CnvItoF, CnvItoD,
CnvFtoI, CnvFtoL, CnvFtoD: dec_ins.single_op = True;
default: dec_ins.single_op = False;
endcase
// Predicated Moves
else if (opcode[9:8] == 2'b01)
decins.single_op = True;
else
dec_ins.single op = False;
// Double Word Operands
// Two-Op Arithmetic
if (opcode[9] == 1)
case (arithop)




DMult, DDiv, DRem: dec_ins.double_op = True;
default: dec_ins.double_op = False;
endcase
// Load Immediate
else if (opcode[9:l] == 9'b000001011)
dec_ins.double_op = True;
// Conversion
else if (opcode[9:4] == 0)
case (convert_op)
CnvLtoI, CnvLtoF, CnvLtoD,
CnvDtoI, CnvDtoL, CnvDtoF: dec_ins.double op = True;
default: decins.double op = False;
endcase
// Predicated Moves
else if ((opcode[9:8] == 2'b01) && (opcode[l] == 1))
decins.double op = True;
else
dec ins.double op = False;
// Has Single Word Result
// Two-Op Arithmetic
if (opcode[9] == 1)
case (arithop)




FMult, FDiv, FRem: dec ins.single_res = True;
default: decins.single res = False;
endcase
// Load Immediate
else if (opcode[9:l] == 9'b000001010)
decins.single_res = True;
// Conversion




CnvDtoI, CnvDtoF: dec ins.single res = True;
default: dec ins.singleres = False;
endcase
// Move Instructions
else if ((opcode[9:8] == 2'b01) && (opcode[l] == 0))
decins.single_res = True;
else
dec ins.singleres = False;
// Has Double Word Result
// Two-Op Arithmetic
if (opcode[9:8] == 2'bl)
case (arithop)




DMult, DDiv, DRem: dec ins.doubleres = True;
default: dec ins.doubleres = False;
endcase
// Load Immediate
else if (opcode[9:l] == 9'b000001011)
dec ins.double res = True;
// Conversion




CnvLtoD, CnvDtoL: dec ins.double res = True;
default: dec ins.double res = False;
endcase
// Move Instructions
else if ((opcode[9:8] == 2'b01) && opcode[l] == 1)
dec ins.double res = True;
else
decins.double res = False;
// Uses No Source
// Load Immediate
if (opcode[9:2] == 8'b00000101)
dec ins.uses no source = True;
// Branch Instructions
else if (opcode[9:4] == 6'b000011)
dec ins.uses no source = True;
// Jump/Break Instructions
else if (opcode[9:2] == 8'b00001000)
dec ins.uses no source = True;
else
dec ins.uses no source = False;
// Uses One Source
// Two-Op Arithmetic - with literal operand
if ((opcode[9] == 1) && (opcode[3:21 == 2'b01))
dec ins.uses one source = True;
else if ((opcode[9] == 1) && (opcode[3:2] == 2'
dec ins.uses one source = True;
// Conversion
else if (opcode[9:4] == 0)
dec ins.uses one source = True;
// Move Instructions
else if ((opcode[9:8] == 2'b01) && (opcode[3:2]
dec ins.uses one source = True;
else if ((opcode[9:8] == 2'b01) && (opcode[3:2]
dec ins.uses one source = True;
else
dec ins.uses one source = False;
// Uses Two Sources
// Two-Op Arithmetic
if ((opcode[9] == 1) && (opcode
dec ins.uses two sources =
// Move Instructions
else if ((opcode[9:8] == 2'b01)







&& (opcode[3:2] == 2'bll))
True;
dec ins.uses two sources = False;
// Operand A Immediate
// Two-Op Arithmetic
if ((opcode[9] == 1) && (opcode[3:2] == 2'b10))
dec ins.operand a immediate = True;
// Load Immediate
else if (opcode[9:2] == 8'b00000101)
dec ins.operand a immediate = True;
// Move Instructions
else if ((opcode[9:8] == 2'b01) && (opcode[3:2] == 2'b10))
dec ins.operand a immediate = True;
else
decins.operand_a_immediate = False;
// Operand B Immediate
// Two-Op Arithmetic
if ((opcode[9] == 1) && (opcode[3:2] == 2'b01))
decins.operandb immediate = True;
// Move Instructions
else if ((opcode[9:8] == 2'b01) && (opcode[3:2] == 2'b01))
decins.operandbimmediate = True;
else
decins.operand b immediate = False;
// Has Destination
// Two-Op Arithmetic
if (opcode[9] == 1)
dec ins.has destination = opcode[91 == '1;
// Load Immediate
else if (opcode[9:2] == 8'b00000101)
dec ins.has destination = True;
// Conversion
else if (opcode[9:4] == 1)
dec ins.has destination = True;
// Move Instructions
else if (opcode[9:8] == 2'b01)
decins.has destination = True;
else
dec ins.has destination = False;
// Tests Condition Code
// Move Instructions
if (opcode[9:8] == 2'b01)
dec ins.tests cond = True;
// Branch Instructions
if (opcode[9:4] == 6'b000011)
dec ins.tests cond = True;
else
dec ins.tests cond = False;
// Sets Condition Code
// Two-Op Arithmetic
if (opcode[9] == 1)
dec ins.setscond = opcode[O] == '1;
else
dec ins.setscond = False;
// Is Branch instruction
// Branch Instructions
if (opcode[9:4] == 6'b000011)
dec ins.is branch = True;
else
dec ins.is branch = False;
// Is Break Instruction
// Jump/Break Instructions
if (opcode[9:2] == 8'b00001000)
case(break op)
Quit, Break, Resume: dec ins.is break = True;
default: dec ins.is break = False;
endcase
else
dec ins.is break = False;
// Is Jump Instruction
// Jump/Break Instructions
if (opcode[9:2] == 8'b00001000)
case(breakop)
Jump: dec ins.is jump = True;
default: decins.is jump = False;
endcase
else
dec ins.is_jump = False;
// Executed by Integer Unit
// Two-Op Arithmetic
if (opcode[9] == 1)
case (arith op)
IAdd, ISub, IAnd , IOr, IXor,
IShr, IShl, Ishra,
LAdd, LSub, LAnd, LOr, LXor,
LShr, LShl, Lshra: dec ins.fu integer = True;
default: dec ins.fu integer = False;
endcase
// Load Immediate
else if (opcode[9:2] == 8'b00000101)
dec ins.fu_integer = True;
// Conversion
else if (opcode[9:4] == 0)
decins.fu_integer = True;
// Move Instructions
else if ((opcode[9:8] == 2'b01) && (opcode[3] == 1))
decins.fu_integer = True;




// Executed by Floating Point Adder
// Two-Op Arithmetic
if (opcode[9] == 1)
case (arith_op)
FAdd, FSub,
DAdd, DSub: dec ins.fu float add = True;
default: dec ins.fu float add = False;
endcase
else
dec ins.fu floatadd = False;
// Executed by Floating Point Multiplier
// Two-Op Arithmetic





DMult, DDiv, DRem: dec ins.fu float mult = True;
default: dec ins.fufloat mult = False;
endcase
else
dec ins.fu float mult = False;
// Literal Value
// Load Immediate
if (opcode[9:2] == 8'b00000101)
dec ins.literal value[16:0] = ins [21:5];
// Move Instructions - with immediate operand
else if ((opcode[9:8] == 2'b01) && (opcode[3:2] == 2'b01))
dec ins.literal value[11:0] = ins[16:5];
else if ((opcode[9:8] == 2'b01) && (opcode[3:2] == 2'b10))
dec ins.literalvalue[ll:0] = ins[16:51;
// Two-Op Arithmetic - with destination
else if ((opcode[9] == 1) && (opcode[3:1] == 3'b101))
dec ins.literalvalue[11:0] = ins [16:5];
else if ((opcode[9] == 1) && (opcode[3:l] == 3'b011))
dec ins.literal value[11:0] = ins[16:5];
// Two-Op Arithmetic - without destination
else if ((opcode[9] == 1) && (opcode[3:1] == 3'b101))
dec ins.literal value[16:0] = ins[16:0];
else if ((opcode[9] == 1) && (opcode[3:l] == 3'bl00))
dec ins.literal value[16:0] = ins[16:0];
else










// returns valid Bit for instruction at index
method Vector#(16, Bool) getValid ();
// returns instruction at index
method Vector#(16, Instruction) getInstructions ();
// returns instruction ID at inded
method Vector#(16, Bit#(4)) getIID ();
// returns activity # for index
method Vector#(4, Bit#(2)) getActivity ();
method Action addRank (Vector#(4, Instruction) newInstructions, Vector#(4, Bool) newValid,
Bit#(2) newInstrID_base, Bit#(2) newActivity);
// Remove instruction from Resource Buffer
method Action removeInstruction (Bit#(4) index);
method Action clear ();
// updates Resource Buffer; advances if possible
method ActionValue#(Bool) update (Bit#(2) select);



















instructions <- replicateM( mkReg( 0 ) );
valid <- replicateM( mkReg( False ) );
instrIDbase <- replicateM( mkReg( 0 ) );
activity <- replicateM( mkReg( 0 ) );
// Methods
// returns valid Bits for instructions
method Vector#(16, Bool) getValid ();
Vector#(16, Bool) returnvalue = replicate (False);
Integer i;





method Vector#(16, Instruction) getInstructions ();
Vector#(16, Instruction) returnvalue = replicate (0);
Integer i;




// returns instruction IDs
method Vector#(16, Bit#(4)) getIID ();
Vector#(16, Bit#(4)) returnvalue = replicate (0);
Bit#(5) i;
for (i = 0; i < 16; i = i + 1)
returnvalue[i [3:0]] = {instrlD_base[i[3:2]], i [1:0]};
return returnvalue;
endmethod
// returns activity #s
method Vector#(4, Bit#(2)) getActivity ();
Vector#(4, Bit#(2)) returnvalue = replicate (0);
Integer i;




// add a rank from QB
method Action addRank (Vector#(4, Instruction)
Bit#(2) newInstrIDbase,
Integer i;
for (i = 0; i < 4; i = i + 1) begin
(instructions[i + 12]) <= newInstruct
(valid[i + 12]) <= newValid[i];
end
(instrID base[3]) <= newInstrID base;
(activity[3]) <= newActivity;
newInstructions, Vector#(4, Bool) newValid,
Bit#(2) newActivity);
endmethod
// Clear RB - mainly for init
method Action clear();
Integer i;







(i = 0; i < 4;
(instrID base
(activity [i] )
i = i + 1) begin
[i]) <= 0;
<= 0;
// add a rank from QB; returns True is last rank will be empty
method ActionValue#(Bool) update (Bit#(2) select);
Bit#(2) i = 0;
Bit#(3) j = 0;
Bool adv = False;
Vector#(16, Bool) v = replicate(False);
Bit#(5) ii = 0;
for (ii = 0; ii < 16; ii = ii + 1)
v[ii[3:0]] = valid[ii[3:0]1;
Bit#(5) index0 = first (v);
Bit#(5) indexi = second(v);
if (select == 1)
v[index0[3:0]] = False;
if (select == 2)
v[indexl[3:0]] = False;
for (i = 0
let p
if (a
; i < 3; i = i + 1) begin
= (i[l:0], 2'bOO);
dv I (Uv[p] && !v[p + 1] && !v[p +
if (!adv)
adv = True;
for (j = 0; j < 4; j = j + 1) begin
2] && !v[p + 3])) begin
let q = p + zeroExtend(j);
if (v[q + 4]) begin
(valid[q]) <= valid[q + 4];








(instrID base[i]) <= instrID base[i + 1];





// writes state to file z; j is RB #































", valid[13], "-", instructions[13]
", valid[15], "-", instructions[15]
valid[9], "-", instructions [9], "
", valid[ll], "-", instructions[ll]
if : 1!
valid[5], "-", instructions[5], "
valid[7] , "-", instructions[7]);
valid[l], "-", instructions[l], "
valid[3], "-", instructions[3]);
























Bit#(5) returnvalue = 5'hl0;
if (valid[O])
returnvalue = 5'h00;
if (valid[l] && !valid[O])
returnvalue = 5'h01;
if (valid[2] && !valid[1]
returnvalue = 5'h02;
if (valid[3] && !valid[2]
returnvalue = 5'h03;
if (valid[4] && !valid[3]
returnvalue = 5'h04;
if (valid[5] && !valid[4]
returnvalue = 5'h05;
if (valid[6] && !valid[5]
&& !valid[2]
returnvalue = 5'h06;
if (valid[7] && !valid[6]
&& !valid[2]
returnvalue = 5'h07;
if (valid[8] && !valid[7]
&& !valid[3]
returnvalue = 5'h08;
















&& !valid[l] && !valid[O])





&& !valid[5] && !valid[4]
&& !valid[l] && !valid[0])
!valid[6] && !valid[5] && !valid[4]
!valid[l] && !valid[O])
if (valid[10] && !valid[9] && !valid[8] && !valid[7] && !valid[6] && !valid[5]
&& !valid[4] && !valid[3] && !valid[2] && !valid[l] && !valid[l0])
returnvalue = 5'hOa;
if (valid[ll] && !valid[10] && !valid[9] && !valid[8] && !valid[7] && !valid[6] &&
ivalid[5] && ivalid[4] && !valid[3] && lvalid[2] && !valid[l] && !valid[O])
returnvalue = 5'hOb;
if (valid[12] && !valid[ll] && !valid[10] && !valid[9] && !valid[8] && !valid[7] &&
!valid[6] && !valid[5] && !valid[4] && !valid[3] && !valid[2] && !valid[l] && !valid[O])
returnvalue = 5'h0c;
if (valid[13] && !valid[12] && !valid[ll] && !valid[10] && !valid[9] && Ivalid[8] && !valid[7] &&
!valid[6] && !valid[5] && !valid[4] && !valid[3] && !valid[2] && !valid[l] && !valid[0l])
returnvalue = 5'hOd;
if (valid[14] && !valid[13] && !valid[12] && !valid[ll] && !valid[10] && !valid[9] && !valid[8] &&
!valid[7] && !valid[6] && !valid[5] && !valid[4] && !valid[3] && !valid[2] && !valid[l] &&
!valid[0])
returnvalue = 5'h0e;
if (valid[15] && !valid[14] && !valid[13] && !valid[12] && !valid[11] && !valid[10] && !valid[9] &&





function Bit#(5) second (Vector#(16, Bool) valid);
Bit#(5) returnvalue = 5'h10;
Bit#(5) f = first(valid);









// The Function Unit interface and Integer function Unit
// Author: Jack Dennis
// Date: 06 July 2008
// To be done, fixed:
// - Opcode translation
// - Selection of left/right shift result
package IntFunctUnit;
import Vector :: *;





Bit# (32) r left;
Bit# (32) rright;
Bit# (4) condition;
} ResultStruct deriving (Bits, Eq);
interface FunctionUnit;
method ActionValue# (ResultStruct) operate (
Bit# (32) a left,
Bit# (32) a_right,
Bit# (32) b left,
Bit# (32) b_right,
Bit# (4) cc in,




function Bool singleOp (Bit# (10) opcode );
IntArithLogicOp arith_op = unpack(opcode [8:4]);
ConvertOp convert_op = unpack(opcode [3:0]);































function Bool doubleOp (Bit# (10) opcode );
IntArithLogicOp arith_op = unpack(opcode [8:4]);
ConvertOp convert_op = unpack(opcode [3:0]);
Bool result = False;
case(opcode)matches
10'bl?????????: case (arith_op)









CnvDtoI, CnvDtoL, CnvDtoF: result = True;
endcase
// Move Instructions
10'b01????????: result = True;
// Load Immediate




function ResultStruct integerArithUnit (
Bit# (32) a left,
Bit# (32) a_right,
Bit# (32) b left,
Bit# (32) b_right,




function Bool conditionTest ( BranchOp branch_op, Bit# (4) condition);
Bool result = False;
case (branch_op)
BrCmpPos: result = condition[31 == '1;




















= condition[2] == '1;
= condition[2] == '0;
= condition[3:2] == 2'bl0;
= condition[3] == '0 && condition[2] == '0;
= condition[l] == '1;
= condition[l] == '0;
= condition[0] == '1;
= condition[0] == '0;
IntArithLogicOp arith_op = unpack (opcode [8:4]);
BranchOp branchop = unpack (opcode [3:0]);
Bit# (32) r left = '0;
Bit# (32) r right = '0;
Bit# (4) cc out = '0;
Bool sets result = False;
Bool sets condition = False;
// Complement Operand B for Subtract
Bit# (1) first_carry = '0;
case (arith op)
IAdd, LAdd: first carry = '0;
ISub, LSub: begin
firstcarry = '1;
b right = -bright;
b left = -b left; end
endcase
// Define Partial Add and Initiated Carry intermediate
// results
let partial left = a left ^ b left;
let partialright = a right ^ b_right;
let initial left = a left & b left;
let initial right = a right & b_right;
// Generate Propagated Carry and Full Sum
Bit# (32) carry left = '0;
Bit# (32) carry_right = '0;
Bit# (32) full sum left = '0;
Bit# (32) full sum right = '0;
carry_right [0] = first_carry;
for (int i = 1; i < 32; i = i+l) begin
carry right[i] =
carry right[i-l] & partial right[i] initial right[i];
full_sum right[i] = partial right[i] ^ carry right[i-l];
end
carry left [0] = carry right[31];
for (int i = 1; i < 32; i = i+l) begin
carry left[i] =
carry left[i-l] & partialleft[i] initial_left[i];




10'b01????????: // Move Instructions
if (conditionTest (branch_op, cc in))
-- ,
rright = a right;
else
r_right = bright;
10'b00001000??: // Load Immediate
rright = a_right;
10'bl?????????: // Arithmetic Instructions
case (arithop)
IXor: rright = partial_right;
IAnd: r_right = a right & a_right;
IOr: r_right = a_right I a_right;







if (conditionTest (branch_op, cc in)) begin
r_left = a left; rright = a_right; end
else begin
r left = bleft; r right = b_right; end
10'b00001000??: begin // Load Immediate





r left = partial left;
r right = partial_right; end
LAnd: begin
r left = a left & a left;
r right = a right & a right; end
LOr: begin
r left = a_left I a_left;
rright = a_right Ia right; end
LAdd, LSub: begin
r left = full sum left;







sets result = True;
sets condition = False; end
// Load Immediate
10'b00000101??: begin
sets result = True;
setscondition = False; end
// Arithmetic Instructions
10'bl?????????: begin
if (opcode[l] == '1) sets result = True;
if (opcode[O] == '1) setscondition = True; end
endcase
if (sets_condition) begin
// Set condition code
if (single)
cc out =














function ResultStruct integerShifter (
Bit# (32) a left,
Bit# (32) a_right,
Bit# (32) b left,
Bit# (32) b right,




IntArithLogicOp arith_op = unpack (opcode [8:4]);
Bit# (32) r left = '0;
Bit# (32) r right = '0;
Bit# (4) cc out = '0;
Bool sets result = False;
Bool setscondition = False;
let k = b right[5:0]; // shift amount


























Ir 0 = (a right[31] ==
{32'bi, a_right}
if (double)




0: is 1 =
1: is 1 =
2: is_1 =













































// Left shift-in bits
let isb 0 = (ir 0[63] == '1) ? 1'bi : 1'bO;
t};




0: rs 1 =
1: rs 1 =





0: rs 2 =











ir 0[63] == '1) ? 4'bl : 4'bO;















r left = is 3
r_right = is_3
IShr, Ishra, LShr,


























1) setsresult = True;
1) sets condition = True; end
endcase
if (sets condition) begin
// Set condition code
if (single)
cc out =








r left: r left,
r right: r right,
condition: cc out,
result valid: setsresult,
condition valid: sets condition };
endfunction: integerShifter
method ActionValue# (ResultStruct) operate (
Bit# (32) a left,
Bit# (32) aright,
Bit# (32) b left,
Bit# (32) bright,
Bit# (4) cc in,
Bit# (10) opcode
// Select Arithmetic Opcode
IntArithLogicOp arith_op = unpack (opcode [8:4]);
// The Arithmetic Unit
ResultStruct arith result = integerArithUnit





ResultStruct shift_result = integerShifter (




// Select the Result







10'bl?????????: // Arith Operations
case (arith op)
IAdd, ISub, IAnd, IOr, IXor,
LAdd, LSub, LAnd, LOr, LXor:
result = arith result;
IShr, IShl, Ishra,
LShr, LShl, Lshra:
result = shift result;
endcase
10'b01????????: // Move Operations
result = arithresult;
10'b00001000??: // Load Immediate
result = arith result;
endcase
return result;
endmethod
endmodule: mkIntFunctionUnit
endpackage: IntFunctUnit
